?? display1.rpt
字號:
Project Information e:\eda\display1.rpt
MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 04/01/2008 19:35:00
Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
DISPLAY1
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
display1 EPF10K10LC84-3 30 16 0 0 0 % 28 4 %
User Pins: 30 16 0
Device-Specific Information: e:\eda\display1.rpt
display1
***** Logic for device 'display1' compiled without errors.
Device: EPF10K10LC84-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R R R R O
p E E p E E E E N
p r p S S p V r h h S G h S S S F
o i o E E o s C i f o o E N o E E E _ ^
u c u R R u e C c l u u R D u R R R # D n
t e t V V t c I e a r r V I r V V V T O C
1 1 1 E E 2 1 N 1 g 2 2 E N 1 E E E C N E
2 3 3 D D 3 0 T 1 2 2 1 D T 3 D D D K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | hour10
^nCE | 14 72 | price30
#TDI | 15 71 | pout42
pout40 | 16 70 | price31
pout31 | 17 69 | hour11
pout30 | 18 68 | GNDINT
pout41 | 19 67 | price12
VCCINT | 20 66 | sec13
sec12 | 21 65 | price22
sec23 | 22 EPF10K10LC84-3 64 | sec22
pout10 | 23 63 | VCCINT
pout11 | 24 62 | price20
pout22 | 25 61 | pout21
GNDINT | 26 60 | price21
sec21 | 27 59 | pout20
hour12 | 28 58 | sec20
price32 | 29 57 | #TMS
price33 | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | RESERVED
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ p p s R p V G f h h V G R R R p p R R
C n r o e E r C N l o o C N E E E o o E E
C C i u c S i C D a u u C D S S S u u S S
I O c t 1 E c I I g r r I I E E E t t E E
N N e 4 1 R e N N 1 2 2 N N R R R 3 3 R R
T F 1 3 V 2 T T 3 0 T T V V V 3 2 V V
I 0 E 3 E E E E E
G D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: e:\eda\display1.rpt
display1
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A7 8/ 8(100%) 1/ 8( 12%) 5/ 8( 62%) 0/2 0/2 10/22( 45%)
B1 4/ 8( 50%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 6/22( 27%)
B4 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 10/22( 45%)
C18 8/ 8(100%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 10/22( 45%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 40/53 ( 75%)
Total logic cells used: 28/576 ( 4%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.14/4 ( 78%)
Total fan-in: 88/2304 ( 3%)
Total input pins required: 30
Total input I/O cell registers required: 0
Total output pins required: 16
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 28
Total flipflops required: 0
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 0/ 576 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8/0
B: 4 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 8/0
Total: 4 0 0 8 0 0 8 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 28/0
Device-Specific Information: e:\eda\display1.rpt
display1
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
42 - - - -- INPUT 0 0 0 16 flag1
2 - - - -- INPUT 0 0 0 16 flag2
73 - - A -- INPUT 0 0 0 1 hour10
69 - - A -- INPUT 0 0 0 1 hour11
28 - - C -- INPUT 0 0 0 1 hour12
81 - - - 22 INPUT 0 0 0 1 hour13
44 - - - -- INPUT 0 0 0 1 hour20
84 - - - -- INPUT 0 0 0 1 hour21
1 - - - -- INPUT 0 0 0 1 hour22
43 - - - -- INPUT 0 0 0 1 hour23
35 - - - 06 INPUT 0 0 0 1 price10
3 - - - 12 INPUT 0 0 0 1 price11
67 - - B -- INPUT 0 0 0 1 price12
10 - - - 01 INPUT 0 0 0 1 price13
62 - - C -- INPUT 0 0 0 1 price20
60 - - C -- INPUT 0 0 0 1 price21
65 - - B -- INPUT 0 0 0 1 price22
39 - - - 11 INPUT 0 0 0 1 price23
72 - - A -- INPUT 0 0 0 1 price30
70 - - A -- INPUT 0 0 0 1 price31
29 - - C -- INPUT 0 0 0 1 price32
30 - - C -- INPUT 0 0 0 1 price33
5 - - - 05 INPUT 0 0 0 1 sec10
37 - - - 09 INPUT 0 0 0 1 sec11
21 - - B -- INPUT 0 0 0 1 sec12
66 - - B -- INPUT 0 0 0 1 sec13
58 - - C -- INPUT 0 0 0 1 sec20
27 - - C -- INPUT 0 0 0 1 sec21
64 - - B -- INPUT 0 0 0 1 sec22
22 - - B -- INPUT 0 0 0 1 sec23
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: e:\eda\display1.rpt
display1
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
23 - - B -- OUTPUT 0 1 0 0 pout10
24 - - B -- OUTPUT 0 1 0 0 pout11
11 - - - 01 OUTPUT 0 1 0 0 pout12
9 - - - 02 OUTPUT 0 1 0 0 pout13
59 - - C -- OUTPUT 0 1 0 0 pout20
61 - - C -- OUTPUT 0 1 0 0 pout21
25 - - B -- OUTPUT 0 1 0 0 pout22
6 - - - 04 OUTPUT 0 1 0 0 pout23
18 - - A -- OUTPUT 0 1 0 0 pout30
17 - - A -- OUTPUT 0 1 0 0 pout31
51 - - - 18 OUTPUT 0 1 0 0 pout32
50 - - - 17 OUTPUT 0 1 0 0 pout33
16 - - A -- OUTPUT 0 1 0 0 pout40
19 - - A -- OUTPUT 0 1 0 0 pout41
71 - - A -- OUTPUT 0 1 0 0 pout42
36 - - - 07 OUTPUT 0 1 0 0 pout43
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: e:\eda\display1.rpt
display1
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 4 - B 01 OR2 2 1 0 1 :230
- 2 - B 01 OR2 2 1 1 1 :236
- 3 - B 01 OR2 2 1 0 1 :242
- 1 - B 01 OR2 2 1 1 1 :245
- 7 - B 04 OR2 2 1 0 1 :251
- 6 - B 04 OR2 2 1 1 1 :254
- 5 - B 04 OR2 2 1 0 1 :260
- 4 - B 04 OR2 2 1 1 1 :263
- 3 - B 04 OR2 2 1 0 1 :269
- 1 - B 04 OR2 2 1 1 1 :272
- 2 - B 04 OR2 2 1 0 1 :278
- 8 - B 04 OR2 2 1 1 1 :281
- 8 - C 18 OR2 2 1 0 1 :287
- 2 - C 18 OR2 2 1 1 1 :290
- 7 - C 18 OR2 2 1 0 1 :296
- 5 - C 18 OR2 2 1 1 1 :299
- 4 - C 18 OR2 2 1 0 1 :305
- 6 - C 18 OR2 2 1 1 1 :308
- 3 - C 18 OR2 2 1 0 1 :314
- 1 - C 18 OR2 2 1 1 1 :317
- 6 - A 07 OR2 2 1 0 1 :323
- 3 - A 07 OR2 2 1 1 1 :326
- 2 - A 07 OR2 2 1 0 1 :332
- 5 - A 07 OR2 2 1 1 1 :335
- 8 - A 07 OR2 3 0 1 0 :344
- 4 - A 07 OR2 3 0 1 0 :353
- 7 - A 07 OR2 3 0 1 0 :362
- 1 - A 07 OR2 3 0 1 0 :371
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information: e:\eda\display1.rpt
display1
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 5/ 96( 5%) 4/ 48( 8%) 0/ 48( 0%) 4/16( 25%) 5/16( 31%) 0/16( 0%)
B: 6/ 96( 6%) 9/ 48( 18%) 0/ 48( 0%) 6/16( 37%) 3/16( 18%) 0/16( 0%)
C: 7/ 96( 7%) 0/ 48( 0%) 3/ 48( 6%) 7/16( 43%) 2/16( 12%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 2/24( 8%) 1/4( 25%) 1/4( 25%) 0/4( 0%)
02: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
03: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
04: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
05: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
06: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
07: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
12: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
13: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
14: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
15: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
16: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
17: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
18: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
19: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
20: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
21: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
23: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
24: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
EA: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
?? 快捷鍵說明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -