?? counter4x5.fit.eqn

?? 完成的是RS422信號的計數功能
?? EQN
?? 第 1 頁 / 共 5 頁
字號:
上一頁 1 2 3 45
D1L4_p1_out = D1L11 & !C1_oDIG[0] & !C1_oDIG[2] & !C1_oDIG[3] & C1_oDIG[1];
D1L4_p2_out = !D1L11 & D1L4;
D1L4_p3_out = D1L4 & !C1_oDIG[0] & !C1_oDIG[2] & !C1_oDIG[3] & C1_oDIG[1];
D1L4_or_out = D1L4_p1_out # D1L4_p2_out # D1L4_p3_out;
D1L4 = D1L4_or_out;


--D1L3 is SEG7_LUT:inst6|oSEG[1]~255 at LC59
D1L3_p1_out = D1L01 & D1L11;
D1L3_p2_out = !D1L11 & D1L3;
D1L3_p3_out = D1L01 & D1L3;
D1L3_or_out = D1L3_p1_out # D1L3_p2_out # D1L3_p3_out;
D1L3 = D1L3_or_out;


--D1L2 is SEG7_LUT:inst6|oSEG[0]~259 at LC64
D1L2_p1_out = D1L11 & D1L51 & !C1_oDIG[3] & !C1_oDIG[1];
D1L2_p2_out = !D1L11 & D1L2;
D1L2_p3_out = D1L2 & D1L51 & !C1_oDIG[3] & !C1_oDIG[1];
D1L2_or_out = D1L2_p1_out # D1L2_p2_out # D1L2_p3_out;
D1L2 = D1L2_or_out;


--F1L05 is Decoder:inst9|CntTe~5283 at LC65
F1L05_p0_out = JI2 & !D2X1 & F1_ABXorTe & JA0 & !F1_AHistr & !F1_CntTe[0];
F1L05_p1_out = JI2 & D2X1 & !F1_ABXorTe & !JA0 & !F1_AHistr & !F1_CntTe[0];
F1L05_p2_out = JI2 & D2X1 & !F1_ABXorTe & JA0 & F1_AHistr & !F1_CntTe[0];
F1L05_p3_out = JI2 & D2X1 & !F1_ABXorTe & JA0 & !F1_AHistr & F1_CntTe[0];
F1L05_p4_out = JI2 & D2X1 & !F1_ABXorTe & !JA0 & F1_AHistr & F1_CntTe[0];
F1L05 = F1L05_p0_out # F1L05_p1_out # F1L05_p2_out # F1L05_p3_out # F1L05_p4_out;


--F1L15 is Decoder:inst9|CntTe~5289 at LC68
F1L15_p0_out = JI2 & !F1_CntTe[1] & !F1_CntTe[0] & JA0 & !F1_AHistr & F1_ABXorTe & !D2X1;
F1L15_p1_out = JI2 & !F1_CntTe[1] & !F1_CntTe[0] & !JA0 & !F1_AHistr & !F1_ABXorTe & D2X1;
F1L15_p2_out = JI2 & !F1_CntTe[1] & !F1_CntTe[0] & JA0 & F1_AHistr & !F1_ABXorTe & D2X1;
F1L15_p3_out = JI2 & F1_CntTe[1] & F1_CntTe[0] & JA0 & !F1_AHistr & !F1_ABXorTe & D2X1;
F1L15_p4_out = JI2 & F1_CntTe[1] & F1_CntTe[0] & !JA0 & F1_AHistr & !F1_ABXorTe & D2X1;
F1L15 = F1L15_p0_out # F1L15_p1_out # F1L15_p2_out # F1L15_p3_out # F1L15_p4_out;


--F1L25 is Decoder:inst9|CntTe~5295 at LC70
F1L25_p0_out = JI2 & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[2] & JA0 & !F1_AHistr & F1_ABXorTe & !D2X1;
F1L25_p1_out = JI2 & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[2] & !JA0 & !F1_AHistr & !F1_ABXorTe & D2X1;
F1L25_p2_out = JI2 & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[2] & JA0 & F1_AHistr & !F1_ABXorTe & D2X1;
F1L25_p3_out = JI2 & F1_CntTe[0] & F1_CntTe[1] & F1_CntTe[2] & JA0 & !F1_AHistr & !F1_ABXorTe & D2X1;
F1L25_p4_out = JI2 & F1_CntTe[0] & F1_CntTe[1] & F1_CntTe[2] & !JA0 & F1_AHistr & !F1_ABXorTe & D2X1;
F1L25 = F1L25_p0_out # F1L25_p1_out # F1L25_p2_out # F1L25_p3_out # F1L25_p4_out;


--F1L35 is Decoder:inst9|CntTe~5301 at LC73
F1L35_p0_out = JI2 & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[3] & JA0 & !F1_AHistr & F1_ABXorTe & !D2X1;
F1L35_p1_out = JI2 & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[3] & !JA0 & !F1_AHistr & !F1_ABXorTe & D2X1;
F1L35_p2_out = JI2 & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[3] & JA0 & F1_AHistr & !F1_ABXorTe & D2X1;
F1L35_p3_out = JI2 & F1_CntTe[2] & F1_CntTe[0] & F1_CntTe[1] & F1_CntTe[3] & JA0 & !F1_AHistr & !F1_ABXorTe & D2X1;
F1L35_p4_out = JI2 & F1_CntTe[2] & F1_CntTe[0] & F1_CntTe[1] & F1_CntTe[3] & !JA0 & F1_AHistr & !F1_ABXorTe & D2X1;
F1L35 = F1L35_p0_out # F1L35_p1_out # F1L35_p2_out # F1L35_p3_out # F1L35_p4_out;


--F1L45 is Decoder:inst9|CntTe~5307 at LC75
F1L45_p0_out = JI2 & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[4] & JA0 & !F1_AHistr & F1_ABXorTe & !D2X1;
F1L45_p1_out = JI2 & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[4] & !JA0 & !F1_AHistr & !F1_ABXorTe & D2X1;
F1L45_p2_out = JI2 & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1] & !F1_CntTe[4] & JA0 & F1_AHistr & !F1_ABXorTe & D2X1;
F1L45_p3_out = JI2 & F1_CntTe[3] & F1_CntTe[2] & F1_CntTe[0] & F1_CntTe[1] & F1_CntTe[4] & JA0 & !F1_AHistr & !F1_ABXorTe & D2X1;
F1L45_p4_out = JI2 & F1_CntTe[3] & F1_CntTe[2] & F1_CntTe[0] & F1_CntTe[1] & F1_CntTe[4] & !JA0 & F1_AHistr & !F1_ABXorTe & D2X1;
F1L45 = F1L45_p0_out # F1L45_p1_out # F1L45_p2_out # F1L45_p3_out # F1L45_p4_out;


--F1L55 is Decoder:inst9|CntTe~5313 at LC79
F1L55_p0_out = JI2 & !JA0 & !D2X1 & !F1_AHistr & F1_CntTe[5] & F1_CntTe[4] & F1_CntTe[3] & F1_CntTe[2] & F1_CntTe[0] & F1_CntTe[1];
F1L55_p1_out = JI2 & !JA0 & D2X1 & !F1_AHistr & !F1_CntTe[5] & !F1_CntTe[4] & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1];
F1L55_p2_out = JI2 & JA0 & !D2X1 & !F1_AHistr & !F1_CntTe[5] & !F1_CntTe[4] & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1];
F1L55_p3_out = JI2 & !JA0 & !D2X1 & F1_AHistr & !F1_CntTe[5] & !F1_CntTe[4] & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1];
F1L55_p4_out = JI2 & JA0 & D2X1 & F1_AHistr & !F1_CntTe[5] & !F1_CntTe[4] & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1];
F1L55 = F1L55_p0_out # F1L55_p1_out # F1L55_p2_out # F1L55_p3_out # F1L55_p4_out;


--F1L65 is Decoder:inst9|CntTe~5319 at LC113
F1L65_p0_out = JI2 & !JA0 & !D2X1 & !F1_AHistr & F1_CntTe[6] & F1_CntTe[5] & F1_CntTe[4] & F1_CntTe[3] & F1_CntTe[2] & F1_CntTe[0] & F1_CntTe[1];
F1L65_p1_out = JI2 & !JA0 & D2X1 & !F1_AHistr & !F1_CntTe[6] & !F1_CntTe[5] & !F1_CntTe[4] & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1];
F1L65_p2_out = JI2 & JA0 & !D2X1 & !F1_AHistr & !F1_CntTe[6] & !F1_CntTe[5] & !F1_CntTe[4] & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1];
F1L65_p3_out = JI2 & !JA0 & !D2X1 & F1_AHistr & !F1_CntTe[6] & !F1_CntTe[5] & !F1_CntTe[4] & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1];
F1L65_p4_out = JI2 & JA0 & D2X1 & F1_AHistr & !F1_CntTe[6] & !F1_CntTe[5] & !F1_CntTe[4] & !F1_CntTe[3] & !F1_CntTe[2] & !F1_CntTe[0] & !F1_CntTe[1];
F1L65 = F1L65_p0_out # F1L65_p1_out # F1L65_p2_out # F1L65_p3_out # F1L65_p4_out;


--F1L97 is Decoder:inst9|reduce_nor~7 at LC121
F1L97_p2_out = B1_Step[1] & !F1_CntTe[1];
F1L97_p3_out = B1_Step[2] & !F1_CntTe[2];
F1L97 = F1_CntTe[0] # F1L97_p2_out # F1L97_p3_out;


--F1L75 is Decoder:inst9|CntTe~5325 at LC115
F1L75_p0_out = JI2 & F1_CntTe[11] & F1_CntTe[6] & F1L66;
F1L75_p1_out = JI2 & F1_CntTe[11] & !F1_CntTe[9] & F1_CntTe[8];
F1L75_p2_out = JI2 & F1_CntTe[11] & !F1_CntTe[8] & F1_CntTe[10];
F1L75_p3_out = JI2 & F1_CntTe[11] & !F1_CntTe[6] & F1_CntTe[1];
F1L75_p4_out = JI2 & !F1_CntTe[11] & !F1_CntTe[9] & !F1_CntTe[8] & !F1_CntTe[10] & !F1_CntTe[6] & !F1_CntTe[1] & F1L66 & !F1_CntTe[7] & !F1_CntTe[4] & !F1_CntTe[5] & !F1_CntTe[2] & !F1_CntTe[3] & !F1_CntTe[0];
F1L75 = F1L75_p0_out # F1L75_p1_out # F1L75_p2_out # F1L75_p3_out # F1L75_p4_out;


--F1L85 is Decoder:inst9|CntTe~5331 at LC119
F1L85_p0_out = JI2 & F1_CntTe[12] & F1_CntTe[6] & F1L66;
F1L85_p1_out = JI2 & F1_CntTe[12] & !F1_CntTe[9] & F1_CntTe[8];
F1L85_p2_out = JI2 & F1_CntTe[12] & !F1_CntTe[8] & F1_CntTe[11];
F1L85_p3_out = JI2 & F1_CntTe[12] & !F1_CntTe[6] & F1_CntTe[1];
F1L85_p4_out = JI2 & !F1_CntTe[12] & !F1_CntTe[9] & !F1_CntTe[8] & !F1_CntTe[11] & !F1_CntTe[6] & !F1_CntTe[1] & F1L66 & !F1_CntTe[10] & !F1_CntTe[7] & !F1_CntTe[4] & !F1_CntTe[5] & !F1_CntTe[2] & !F1_CntTe[3] & !F1_CntTe[0];
F1L85 = F1L85_p0_out # F1L85_p1_out # F1L85_p2_out # F1L85_p3_out # F1L85_p4_out;


--F1L95 is Decoder:inst9|CntTe~5337 at LC125
F1L95_p1_out = JI2 & F1_CntTe[14] & !F1_CntTe[9] & F1_CntTe[8];
F1L95_p2_out = JI2 & F1_CntTe[14] & !F1_CntTe[8] & F1_CntTe[1];
F1L95_p3_out = JI2 & !F1_CntTe[14] & !F1_CntTe[9] & !F1_CntTe[8] & !F1_CntTe[1] & F1L66 & !F1_CntTe[13] & !F1_CntTe[12] & !F1_CntTe[11] & !F1_CntTe[10] & !F1_CntTe[6] & !F1_CntTe[7] & !F1_CntTe[4] & !F1_CntTe[5] & !F1_CntTe[2] & !F1_CntTe[3] & !F1_CntTe[0];
F1L95_p4_out = JI2 & F1_CntTe[14] & F1L66 & F1_CntTe[12];
F1L95 = F1L95_p1_out # F1L95_p2_out # F1L95_p3_out # F1L95_p4_out;


--F1L06 is Decoder:inst9|CntTe~5342 at LC17
F1L06_p0_out = JI2 & F1_CntTe[15] & F1_CntTe[6] & F1L66;
F1L06_p1_out = JI2 & F1_CntTe[15] & !F1_CntTe[13] & F1_CntTe[12];
F1L06_p2_out = JI2 & F1_CntTe[15] & !F1_CntTe[12] & F1_CntTe[14];
F1L06_p3_out = JI2 & F1_CntTe[15] & !F1_CntTe[6] & F1_CntTe[1];
F1L06_p4_out = JI2 & !F1_CntTe[15] & !F1_CntTe[13] & !F1_CntTe[12] & !F1_CntTe[14] & !F1_CntTe[6] & !F1_CntTe[1] & F1L66 & !F1_CntTe[11] & !F1_CntTe[10] & !F1_CntTe[9] & !F1_CntTe[8] & !F1_CntTe[7] & !F1_CntTe[4] & !F1_CntTe[5] & !F1_CntTe[2] & !F1_CntTe[3] & !F1_CntTe[0];
F1L06 = F1L06_p0_out # F1L06_p1_out # F1L06_p2_out # F1L06_p3_out # F1L06_p4_out;


--F1L16 is Decoder:inst9|CntTe~5348 at LC19
F1L16_p0_out = JI2 & F1_CntTe[19] & F1_CntTe[14] & F1L66;
F1L16_p1_out = JI2 & F1_CntTe[19] & !F1_CntTe[17] & F1_CntTe[16];
F1L16_p2_out = JI2 & F1_CntTe[19] & !F1_CntTe[16] & F1_CntTe[18];
F1L16_p3_out = JI2 & F1_CntTe[19] & !F1_CntTe[14] & F1_CntTe[1];
F1L16_p4_out = JI2 & !F1_CntTe[19] & !F1_CntTe[17] & !F1_CntTe[16] & !F1_CntTe[18] & !F1_CntTe[14] & !F1_CntTe[1] & F1L66 & !F1_CntTe[15] & !F1_CntTe[12] & !F1_CntTe[13] & !F1_CntTe[10] & !F1_CntTe[11] & !F1_CntTe[8] & !F1_CntTe[9] & !F1_CntTe[6] & !F1_CntTe[7] & !F1_CntTe[4] & !F1_CntTe[5] & !F1_CntTe[2] & !F1_CntTe[3] & !F1_CntTe[0];
F1L16 = F1L16_p0_out # F1L16_p1_out # F1L16_p2_out # F1L16_p3_out # F1L16_p4_out;


--F1L26 is Decoder:inst9|CntTe~5354 at LC1
F1L26_p0_out = JI2 & F1_CntTe[20] & F1_CntTe[14] & F1L66;
F1L26_p1_out = JI2 & F1_CntTe[20] & !F1_CntTe[17] & F1_CntTe[16];
F1L26_p2_out = JI2 & F1_CntTe[20] & !F1_CntTe[16] & F1_CntTe[19];
F1L26_p3_out = JI2 & F1_CntTe[20] & !F1_CntTe[14] & F1_CntTe[1];
F1L26_p4_out = JI2 & !F1_CntTe[20] & !F1_CntTe[17] & !F1_CntTe[16] & !F1_CntTe[19] & !F1_CntTe[14] & !F1_CntTe[1] & F1L66 & !F1_CntTe[18] & !F1_CntTe[15] & !F1_CntTe[12] & !F1_CntTe[13] & !F1_CntTe[10] & !F1_CntTe[11] & !F1_CntTe[8] & !F1_CntTe[9] & !F1_CntTe[6] & !F1_CntTe[7] & !F1_CntTe[4] & !F1_CntTe[5] & !F1_CntTe[2] & !F1_CntTe[3] & !F1_CntTe[0];
F1L26 = F1L26_p0_out # F1L26_p1_out # F1L26_p2_out # F1L26_p3_out # F1L26_p4_out;


--C1L8 is SEGCtr:inst5|Select~408 at LC87
C1L8_p1_out = F1_CntTe[20] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & C1_cnt[3] & C1_cnt[4] & !C1_cnt[2] & C1_cnt[0] & !C1_oDIG[0];
C1L8_p2_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & C1_cnt[4] & C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[0] & F1_CntTe[16];
C1L8_p3_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & !C1_oDIG[0] & F1_CntTe[12];
C1L8 = C1L8_p1_out # C1L8_p2_out # C1L8_p3_out;


--C1L9 is SEGCtr:inst5|Select~412 at LC88
C1L9_p0_out = !F1_CntTe[8] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & C1_oDIG[0];
C1L9_p1_out = F1_CntTe[8] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[0];
C1L9_p2_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & !C1_oDIG[0] & F1_CntTe[4];
C1L9_p3_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[0] & F1_CntTe[0];
C1L9_p4_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & C1_oDIG[0] & !F1_CntTe[12];
C1L9 = C1L8 # C1L9_p0_out # C1L9_p1_out # C1L9_p2_out # C1L9_p3_out # C1L9_p4_out;


--C1L01 is SEGCtr:inst5|Select~418 at LC94
C1L01_p1_out = F1_CntTe[21] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & C1_cnt[3] & C1_cnt[4] & !C1_cnt[2] & C1_cnt[0] & !C1_oDIG[1];
C1L01_p2_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & C1_cnt[4] & C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[1] & F1_CntTe[17];
C1L01_p3_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & !C1_oDIG[1] & F1_CntTe[13];
C1L01 = C1L01_p1_out # C1L01_p2_out # C1L01_p3_out;


--C1L11 is SEGCtr:inst5|Select~422 at LC95
C1L11_p0_out = !F1_CntTe[9] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & C1_oDIG[1];
C1L11_p1_out = F1_CntTe[9] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[1];
C1L11_p2_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & !C1_oDIG[1] & F1_CntTe[5];
C1L11_p3_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[1] & F1_CntTe[1];
C1L11_p4_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & C1_oDIG[1] & !F1_CntTe[13];
C1L11 = C1L01 # C1L11_p0_out # C1L11_p1_out # C1L11_p2_out # C1L11_p3_out # C1L11_p4_out;


--F1L36 is Decoder:inst9|CntTe~5360 at LC5
F1L36_p1_out = JI2 & F1_CntTe[22] & !F1_CntTe[17] & F1_CntTe[16];
F1L36_p2_out = JI2 & F1_CntTe[22] & !F1_CntTe[16] & F1_CntTe[1];
F1L36_p3_out = JI2 & !F1_CntTe[22] & !F1_CntTe[17] & !F1_CntTe[16] & !F1_CntTe[1] & F1L66 & !F1_CntTe[21] & !F1_CntTe[20] & !F1_CntTe[19] & !F1_CntTe[18] & !F1_CntTe[14] & !F1_CntTe[15] & !F1_CntTe[12] & !F1_CntTe[13] & !F1_CntTe[10] & !F1_CntTe[11] & !F1_CntTe[8] & !F1_CntTe[9] & !F1_CntTe[6] & !F1_CntTe[7] & !F1_CntTe[4] & !F1_CntTe[5] & !F1_CntTe[2] & !F1_CntTe[3] & !F1_CntTe[0];
F1L36_p4_out = JI2 & F1_CntTe[22] & F1L66 & F1_CntTe[20];
F1L36 = F1L36_p1_out # F1L36_p2_out # F1L36_p3_out # F1L36_p4_out;


--C1L21 is SEGCtr:inst5|Select~428 at LC101
C1L21_p1_out = F1_CntTe[22] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & C1_cnt[3] & C1_cnt[4] & !C1_cnt[2] & C1_cnt[0] & !C1_oDIG[2];
C1L21_p2_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & C1_cnt[4] & C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[2] & F1_CntTe[18];
C1L21_p3_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & !C1_oDIG[2] & F1_CntTe[14];
C1L21 = C1L21_p1_out # C1L21_p2_out # C1L21_p3_out;


--C1L31 is SEGCtr:inst5|Select~432 at LC102
C1L31_p0_out = !F1_CntTe[10] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & C1_oDIG[2];
C1L31_p1_out = F1_CntTe[10] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[2];
C1L31_p2_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & !C1_oDIG[2] & F1_CntTe[6];
C1L31_p3_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[2] & F1_CntTe[2];
C1L31_p4_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & C1_oDIG[2] & !F1_CntTe[14];
C1L31 = C1L21 # C1L31_p0_out # C1L31_p1_out # C1L31_p2_out # C1L31_p3_out # C1L31_p4_out;


--F1L46 is Decoder:inst9|CntTe~5365 at LC7
F1L46_p0_out = JI2 & F1_CntTe[23] & F1_CntTe[14] & F1L66;
F1L46_p1_out = JI2 & F1_CntTe[23] & !F1_CntTe[21] & F1_CntTe[20];
F1L46_p2_out = JI2 & F1_CntTe[23] & !F1_CntTe[20] & F1_CntTe[22];
F1L46_p3_out = JI2 & F1_CntTe[23] & !F1_CntTe[14] & F1_CntTe[1];
F1L46_p4_out = JI2 & !F1_CntTe[23] & !F1_CntTe[21] & !F1_CntTe[20] & !F1_CntTe[22] & !F1_CntTe[14] & !F1_CntTe[1] & F1L66 & !F1_CntTe[19] & !F1_CntTe[18] & !F1_CntTe[17] & !F1_CntTe[16] & !F1_CntTe[15] & !F1_CntTe[12] & !F1_CntTe[13] & !F1_CntTe[10] & !F1_CntTe[11] & !F1_CntTe[8] & !F1_CntTe[9] & !F1_CntTe[6] & !F1_CntTe[7] & !F1_CntTe[4] & !F1_CntTe[5] & !F1_CntTe[2] & !F1_CntTe[3] & !F1_CntTe[0];
F1L46 = F1L46_p0_out # F1L46_p1_out # F1L46_p2_out # F1L46_p3_out # F1L46_p4_out;


--C1L41 is SEGCtr:inst5|Select~438 at LC106
C1L41_p1_out = F1_CntTe[23] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & C1_cnt[3] & C1_cnt[4] & !C1_cnt[2] & C1_cnt[0] & !C1_oDIG[3];
C1L41_p2_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & C1_cnt[4] & C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[3] & F1_CntTe[19];
C1L41_p3_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & !C1_oDIG[3] & F1_CntTe[15];
C1L41 = C1L41_p1_out # C1L41_p2_out # C1L41_p3_out;


--C1L51 is SEGCtr:inst5|Select~442 at LC107
C1L51_p0_out = !F1_CntTe[11] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & C1_oDIG[3];
C1L51_p1_out = F1_CntTe[11] & !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[3];
C1L51_p2_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & !C1_cnt[4] & C1_cnt[2] & C1_cnt[0] & !C1_oDIG[3] & F1_CntTe[7];
C1L51_p3_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & !C1_cnt[1] & !C1_cnt[3] & !C1_cnt[4] & !C1_cnt[2] & !C1_cnt[0] & !C1_oDIG[3] & F1_CntTe[3];
C1L51_p4_out = !C1_cnt[5] & !C1_cnt[6] & !C1_cnt[7] & C1_cnt[1] & C1_cnt[3] & !C1_cnt[4
上一頁 1 2 3 45
?? 文件大小 1228 K
?? 上傳用戶 albert333
?? 所屬分類 VHDL/FPGA/Verilog
??? 相關標簽

#422 #RS #信號
?? 快捷鍵說明

復制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號 Ctrl + =
減小字號 Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

?? counter4x5.fit.eqn

?? 快捷鍵說明
