--sign_div_unsign DEN_REPRESENTATION="UNSIGNED" DEN_WIDTH=3 LPM_PIPELINE=0 MAXIMIZE_SPEED=9 NUM_REPRESENTATION="UNSIGNED" NUM_WIDTH=11 denominator numerator quotient remainder
--VERSION_BEGIN 5.0 cbx_cycloneii 2004:12:20:14:28:52:SJ cbx_lpm_add_sub 2005:04:12:13:30:42:SJ cbx_lpm_divide 2005:03:14:22:01:08:SJ cbx_mgl 2005:05:19:13:51:58:SJ cbx_stratix 2005:11:01:14:36:46:SJ cbx_stratixii 2004:12:22:13:27:12:SJ cbx_util_mgl 2005:04:04:13:50:06:SJ  VERSION_END


--  Copyright (C) 1988-2005 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.


FUNCTION alt_u_div_qkd (denominator[2..0], numerator[10..0])
RETURNS ( den_out[2..0], quotient[10..0], remainder[2..0]);
FUNCTION add_sub_878 (cin, dataa[2..0], datab[2..0])
RETURNS ( result[2..0]);

--synthesis_resources = 
SUBDESIGN sign_div_unsign_3jg
( 
	denominator[2..0]	:	input;
	numerator[10..0]	:	input;
	quotient[10..0]	:	output;
	remainder[2..0]	:	output;
) 
VARIABLE 
	divider : alt_u_div_qkd;
	adder : add_sub_878;
	adder_out[2..0]	: WIRE;
	gnd_wire	: WIRE;
	norm_num[10..0]	: WIRE;
	protect_quotient[10..0]	: WIRE;
	protect_remainder[2..0]	: WIRE;
	vcc_wire	: WIRE;

BEGIN 
	divider.denominator[] = denominator[];
	divider.numerator[] = norm_num[];
	adder.cin = gnd_wire;
	adder.dataa[] = denominator[];
	adder.datab[] = protect_remainder[];
	adder_out[] = adder.result[];
	gnd_wire = B"0";
	norm_num[] = numerator[];
	protect_quotient[] = divider.quotient[];
	protect_remainder[] = divider.remainder[];
	quotient[] = protect_quotient[];
	remainder[] = protect_remainder[];
	vcc_wire = B"1";
END;
--VALID FILE