Timing Analyzer report for SRAM_2
Thu Jul 27 20:54:58 2006
Version 5.1 Build 216 03/06/2006 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK_10MHZ:M1|altpll:altpll_component|_clk0'
  6. Clock Hold: 'CLK_10MHZ:M1|altpll:altpll_component|_clk0'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------+--------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                     ; Actual Time                      ; From         ; To                 ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------+--------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                              ; 11.315 ns                        ; KEY[0]       ; tmp_addr[17]       ; --                                         ; CLOCK_50                                   ; 0            ;
; Worst-case tco                                            ; N/A       ; None                              ; 6.799 ns                         ; HEX3[3]~reg0 ; HEX3[3]            ; CLOCK_50                                   ; --                                         ; 0            ;
; Worst-case tpd                                            ; N/A       ; None                              ; 10.866 ns                        ; KEY[0]       ; SRAM_WE_N          ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                              ; -2.200 ns                        ; SW[11]       ; SRAM_ADDR[11]~reg0 ; --                                         ; CLOCK_50                                   ; 0            ;
; Clock Setup: 'CLK_10MHZ:M1|altpll:altpll_component|_clk0' ; 93.603 ns ; 10.00 MHz ( period = 100.000 ns ) ; 156.32 MHz ( period = 6.397 ns ) ; tmp_addr[1]  ; tmp_addr[17]       ; CLK_10MHZ:M1|altpll:altpll_component|_clk0 ; CLK_10MHZ:M1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLK_10MHZ:M1|altpll:altpll_component|_clk0'  ; 0.553 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; tmp_addr[8]  ; SRAM_DQ[8]~reg0    ; CLK_10MHZ:M1|altpll:altpll_component|_clk0 ; CLK_10MHZ:M1|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                              ;           ;                                   ;                                  ;              ;                    ;                                            ;                                            ; 0            ;
+-----------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------+--------------------+--------------------------------------------+--------------------------------------------+--------------+