-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L4Q is HEX0[0]~reg0
A1L4Q = DFFEAS(A1L235, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L6Q is HEX0[1]~reg0
A1L6Q = DFFEAS(A1L236, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L8Q is HEX0[2]~reg0
A1L8Q = DFFEAS(A1L237, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L10Q is HEX0[3]~reg0
A1L10Q = DFFEAS(A1L238, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L12Q is HEX0[4]~reg0
A1L12Q = DFFEAS(A1L239, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L14Q is HEX0[5]~reg0
A1L14Q = DFFEAS(A1L240, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L16Q is HEX0[6]~reg0
A1L16Q = DFFEAS(A1L241, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L19Q is HEX1[0]~reg0
A1L19Q = DFFEAS(A1L242, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L21Q is HEX1[1]~reg0
A1L21Q = DFFEAS(A1L243, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L23Q is HEX1[2]~reg0
A1L23Q = DFFEAS(A1L244, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L25Q is HEX1[3]~reg0
A1L25Q = DFFEAS(A1L245, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L27Q is HEX1[4]~reg0
A1L27Q = DFFEAS(A1L246, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L29Q is HEX1[5]~reg0
A1L29Q = DFFEAS(A1L247, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L31Q is HEX1[6]~reg0
A1L31Q = DFFEAS(A1L248, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L34Q is HEX2[0]~reg0
A1L34Q = DFFEAS(A1L249, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L36Q is HEX2[1]~reg0
A1L36Q = DFFEAS(A1L250, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L38Q is HEX2[2]~reg0
A1L38Q = DFFEAS(A1L251, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L40Q is HEX2[3]~reg0
A1L40Q = DFFEAS(A1L252, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L42Q is HEX2[4]~reg0
A1L42Q = DFFEAS(A1L253, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L44Q is HEX2[5]~reg0
A1L44Q = DFFEAS(A1L254, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L46Q is HEX2[6]~reg0
A1L46Q = DFFEAS(A1L255, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L49Q is HEX3[0]~reg0
A1L49Q = DFFEAS(A1L256, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L51Q is HEX3[1]~reg0
A1L51Q = DFFEAS(A1L257, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L53Q is HEX3[2]~reg0
A1L53Q = DFFEAS(A1L258, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L55Q is HEX3[3]~reg0
A1L55Q = DFFEAS(A1L259, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L57Q is HEX3[4]~reg0
A1L57Q = DFFEAS(A1L260, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L59Q is HEX3[5]~reg0
A1L59Q = DFFEAS(A1L261, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L61Q is HEX3[6]~reg0
A1L61Q = DFFEAS(A1L262, C1__clk0,  ,  , !KEY[2],  ,  ,  ,  );


--A1L69Q is LEDG[0]~reg0
A1L69Q = DFFEAS(A1L78, C1__clk0,  ,  ,  ,  ,  ,  ,  );


--A1L107Q is SRAM_ADDR[0]~reg0
A1L107Q = DFFEAS(A1L142, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L109Q is SRAM_ADDR[1]~reg0
A1L109Q = DFFEAS(A1L143, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L111Q is SRAM_ADDR[2]~reg0
A1L111Q = DFFEAS(A1L144, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L113Q is SRAM_ADDR[3]~reg0
A1L113Q = DFFEAS(A1L145, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L115Q is SRAM_ADDR[4]~reg0
A1L115Q = DFFEAS(A1L146, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L117Q is SRAM_ADDR[5]~reg0
A1L117Q = DFFEAS(A1L147, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L119Q is SRAM_ADDR[6]~reg0
A1L119Q = DFFEAS(A1L148, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L121Q is SRAM_ADDR[7]~reg0
A1L121Q = DFFEAS(A1L149, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L123Q is SRAM_ADDR[8]~reg0
A1L123Q = DFFEAS(A1L150, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L125Q is SRAM_ADDR[9]~reg0
A1L125Q = DFFEAS(A1L151, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L127Q is SRAM_ADDR[10]~reg0
A1L127Q = DFFEAS(A1L152, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L129Q is SRAM_ADDR[11]~reg0
A1L129Q = DFFEAS(A1L153, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L131Q is SRAM_ADDR[12]~reg0
A1L131Q = DFFEAS(A1L154, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L133Q is SRAM_ADDR[13]~reg0
A1L133Q = DFFEAS(A1L155, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L135Q is SRAM_ADDR[14]~reg0
A1L135Q = DFFEAS(A1L156, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L137Q is SRAM_ADDR[15]~reg0
A1L137Q = DFFEAS(A1L157, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L139Q is SRAM_ADDR[16]~reg0
A1L139Q = DFFEAS(A1L158, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L141Q is SRAM_ADDR[17]~reg0
A1L141Q = DFFEAS(A1L159, C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L235 is reduce_or~308
A1L235 = A1L169 & !A1L166 & (A1L163 $ !A1L172) # !A1L169 & A1L163 & (A1L166 $ !A1L172);


--C1__clk0 is CLK_10MHZ:M1|altpll:altpll_component|_clk0
C1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());


--A1L236 is reduce_or~309
A1L236 = A1L166 & (A1L163 & (A1L172) # !A1L163 & A1L169) # !A1L166 & A1L169 & (A1L163 $ A1L172);


--A1L237 is reduce_or~310
A1L237 = A1L169 & A1L172 & (A1L166 # !A1L163) # !A1L169 & !A1L163 & A1L166 & !A1L172;


--A1L238 is reduce_or~311
A1L238 = A1L163 & (A1L166 $ !A1L169) # !A1L163 & (A1L166 & !A1L169 & A1L172 # !A1L166 & A1L169 & !A1L172);


--A1L239 is reduce_or~312
A1L239 = A1L166 & A1L163 & (!A1L172) # !A1L166 & (A1L169 & (!A1L172) # !A1L169 & A1L163);


--A1L240 is reduce_or~313
A1L240 = A1L163 & (A1L172 $ (A1L166 # !A1L169)) # !A1L163 & A1L166 & !A1L169 & !A1L172;


--A1L241 is reduce_or~314
A1L241 = A1L163 & !A1L172 & (A1L166 $ !A1L169) # !A1L163 & !A1L166 & (A1L169 $ !A1L172);


--A1L242 is reduce_or~315
A1L242 = A1L181 & !A1L178 & (A1L175 $ !A1L184) # !A1L181 & A1L175 & (A1L178 $ !A1L184);


--A1L243 is reduce_or~316
A1L243 = A1L178 & (A1L175 & (A1L184) # !A1L175 & A1L181) # !A1L178 & A1L181 & (A1L175 $ A1L184);


--A1L244 is reduce_or~317
A1L244 = A1L181 & A1L184 & (A1L178 # !A1L175) # !A1L181 & !A1L175 & A1L178 & !A1L184;


--A1L245 is reduce_or~318
A1L245 = A1L175 & (A1L178 $ !A1L181) # !A1L175 & (A1L178 & !A1L181 & A1L184 # !A1L178 & A1L181 & !A1L184);


--A1L246 is reduce_or~319
A1L246 = A1L178 & A1L175 & (!A1L184) # !A1L178 & (A1L181 & (!A1L184) # !A1L181 & A1L175);


--A1L247 is reduce_or~320
A1L247 = A1L175 & (A1L184 $ (A1L178 # !A1L181)) # !A1L175 & A1L178 & !A1L181 & !A1L184;


--A1L248 is reduce_or~321
A1L248 = A1L175 & !A1L184 & (A1L178 $ !A1L181) # !A1L175 & !A1L178 & (A1L181 $ !A1L184);


--A1L249 is reduce_or~322
A1L249 = A1L193 & !A1L190 & (A1L187 $ !A1L196) # !A1L193 & A1L187 & (A1L190 $ !A1L196);


--A1L250 is reduce_or~323
A1L250 = A1L190 & (A1L187 & (A1L196) # !A1L187 & A1L193) # !A1L190 & A1L193 & (A1L187 $ A1L196);


--A1L251 is reduce_or~324
A1L251 = A1L193 & A1L196 & (A1L190 # !A1L187) # !A1L193 & !A1L187 & A1L190 & !A1L196;


--A1L252 is reduce_or~325
A1L252 = A1L187 & (A1L190 $ !A1L193) # !A1L187 & (A1L190 & !A1L193 & A1L196 # !A1L190 & A1L193 & !A1L196);


--A1L253 is reduce_or~326
A1L253 = A1L190 & A1L187 & (!A1L196) # !A1L190 & (A1L193 & (!A1L196) # !A1L193 & A1L187);


--A1L254 is reduce_or~327
A1L254 = A1L187 & (A1L196 $ (A1L190 # !A1L193)) # !A1L187 & A1L190 & !A1L193 & !A1L196;


--A1L255 is reduce_or~328
A1L255 = A1L187 & !A1L196 & (A1L190 $ !A1L193) # !A1L187 & !A1L190 & (A1L193 $ !A1L196);


--A1L256 is reduce_or~329
A1L256 = A1L205 & !A1L202 & (A1L199 $ !A1L208) # !A1L205 & A1L199 & (A1L202 $ !A1L208);


--A1L257 is reduce_or~330
A1L257 = A1L202 & (A1L199 & (A1L208) # !A1L199 & A1L205) # !A1L202 & A1L205 & (A1L199 $ A1L208);


--A1L258 is reduce_or~331
A1L258 = A1L205 & A1L208 & (A1L202 # !A1L199) # !A1L205 & !A1L199 & A1L202 & !A1L208;


--A1L259 is reduce_or~332
A1L259 = A1L199 & (A1L202 $ !A1L205) # !A1L199 & (A1L202 & !A1L205 & A1L208 # !A1L202 & A1L205 & !A1L208);


--A1L260 is reduce_or~333
A1L260 = A1L202 & A1L199 & (!A1L208) # !A1L202 & (A1L205 & (!A1L208) # !A1L205 & A1L199);


--A1L261 is reduce_or~334
A1L261 = A1L199 & (A1L208 $ (A1L202 # !A1L205)) # !A1L199 & A1L202 & !A1L205 & !A1L208;


--A1L262 is reduce_or~335
A1L262 = A1L199 & !A1L208 & (A1L202 $ !A1L205) # !A1L199 & !A1L202 & (A1L205 $ !A1L208);


--tmp_addr[8] is tmp_addr[8]
tmp_addr[8] = DFFEAS(A1L289, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[9] is tmp_addr[9]
tmp_addr[9] = DFFEAS(A1L292, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[10] is tmp_addr[10]
tmp_addr[10] = DFFEAS(A1L295, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[11] is tmp_addr[11]
tmp_addr[11] = DFFEAS(A1L298, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--A1L98 is LessThan~442
A1L98 = tmp_addr[8] & tmp_addr[9] & tmp_addr[10] & tmp_addr[11];


--tmp_addr[12] is tmp_addr[12]
tmp_addr[12] = DFFEAS(A1L301, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[13] is tmp_addr[13]
tmp_addr[13] = DFFEAS(A1L304, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[14] is tmp_addr[14]
tmp_addr[14] = DFFEAS(A1L307, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[15] is tmp_addr[15]
tmp_addr[15] = DFFEAS(A1L310, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--A1L99 is LessThan~443
A1L99 = tmp_addr[12] & tmp_addr[13] & tmp_addr[14] & tmp_addr[15];


--tmp_addr[16] is tmp_addr[16]
tmp_addr[16] = DFFEAS(A1L313, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[17] is tmp_addr[17]
tmp_addr[17] = DFFEAS(A1L316, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--A1L100 is LessThan~444
A1L100 = A1L99 & tmp_addr[16] & tmp_addr[17];


--tmp_addr[7] is tmp_addr[7]
tmp_addr[7] = DFFEAS(A1L286, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[0] is tmp_addr[0]
tmp_addr[0] = DFFEAS(A1L265, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[1] is tmp_addr[1]
tmp_addr[1] = DFFEAS(A1L268, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[2] is tmp_addr[2]
tmp_addr[2] = DFFEAS(A1L271, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[3] is tmp_addr[3]
tmp_addr[3] = DFFEAS(A1L274, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--A1L101 is LessThan~445
A1L101 = tmp_addr[0] # tmp_addr[1] # tmp_addr[2] # tmp_addr[3];


--tmp_addr[4] is tmp_addr[4]
tmp_addr[4] = DFFEAS(A1L277, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[5] is tmp_addr[5]
tmp_addr[5] = DFFEAS(A1L280, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--tmp_addr[6] is tmp_addr[6]
tmp_addr[6] = DFFEAS(A1L283, C1__clk0,  ,  ,  ,  ,  , !KEY[3],  );


--A1L102 is LessThan~446
A1L102 = A1L101 & tmp_addr[4] & tmp_addr[5] & tmp_addr[6];


--A1L103 is LessThan~447
A1L103 = A1L98 & A1L100 & (tmp_addr[7] # A1L102);


--A1L78 is LEDG~41
A1L78 = KEY[3] & A1L103;


--A1L142 is SRAM_ADDR~1030
A1L142 = KEY[2] & tmp_addr[0] # !KEY[2] & (SW[0]);


--A1L106 is SRAM_ADDR[0]~1031
A1L106 = !KEY[0] & !A1L103 & KEY[3] # !KEY[2];


--A1L143 is SRAM_ADDR~1032
A1L143 = KEY[2] & tmp_addr[1] # !KEY[2] & (SW[1]);


--A1L144 is SRAM_ADDR~1033
A1L144 = KEY[2] & tmp_addr[2] # !KEY[2] & (SW[2]);


--A1L145 is SRAM_ADDR~1034
A1L145 = KEY[2] & tmp_addr[3] # !KEY[2] & (SW[3]);


--A1L146 is SRAM_ADDR~1035
A1L146 = KEY[2] & tmp_addr[4] # !KEY[2] & (SW[4]);


--A1L147 is SRAM_ADDR~1036
A1L147 = KEY[2] & tmp_addr[5] # !KEY[2] & (SW[5]);


--A1L148 is SRAM_ADDR~1037
A1L148 = KEY[2] & tmp_addr[6] # !KEY[2] & (SW[6]);


--A1L149 is SRAM_ADDR~1038
A1L149 = KEY[2] & tmp_addr[7] # !KEY[2] & (SW[7]);


--A1L150 is SRAM_ADDR~1039
A1L150 = KEY[2] & tmp_addr[8] # !KEY[2] & (SW[8]);


--A1L151 is SRAM_ADDR~1040
A1L151 = KEY[2] & tmp_addr[9] # !KEY[2] & (SW[9]);


--A1L152 is SRAM_ADDR~1041
A1L152 = KEY[2] & tmp_addr[10] # !KEY[2] & (SW[10]);


--A1L153 is SRAM_ADDR~1042
A1L153 = KEY[2] & tmp_addr[11] # !KEY[2] & (SW[11]);


--A1L154 is SRAM_ADDR~1043
A1L154 = KEY[2] & tmp_addr[12] # !KEY[2] & (SW[12]);


--A1L155 is SRAM_ADDR~1044
A1L155 = KEY[2] & tmp_addr[13] # !KEY[2] & (SW[13]);


--A1L156 is SRAM_ADDR~1045
A1L156 = KEY[2] & tmp_addr[14] # !KEY[2] & (SW[14]);


--A1L157 is SRAM_ADDR~1046
A1L157 = KEY[2] & tmp_addr[15] # !KEY[2] & (SW[15]);


--A1L158 is SRAM_ADDR~1047
A1L158 = KEY[2] & tmp_addr[16] # !KEY[2] & (SW[16]);


--A1L159 is SRAM_ADDR~1048
A1L159 = KEY[2] & tmp_addr[17] # !KEY[2] & (SW[17]);


--A1L234 is cyclone~0
A1L234 = KEY[0] # A1L103;


--A1L265 is tmp_addr[0]~275
A1L265 = tmp_addr[0] & (A1L234 $ GND) # !tmp_addr[0] & !A1L234 & VCC;

--A1L266 is tmp_addr[0]~276
A1L266 = CARRY(tmp_addr[0] & !A1L234);


--A1L268 is tmp_addr[1]~277
A1L268 = tmp_addr[1] & !A1L266 # !tmp_addr[1] & (A1L266 # GND);

--A1L269 is tmp_addr[1]~278
A1L269 = CARRY(!A1L266 # !tmp_addr[1]);


--A1L271 is tmp_addr[2]~279
A1L271 = tmp_addr[2] & (A1L269 $ GND) # !tmp_addr[2] & !A1L269 & VCC;

--A1L272 is tmp_addr[2]~280
A1L272 = CARRY(tmp_addr[2] & !A1L269);


--A1L274 is tmp_addr[3]~281
A1L274 = tmp_addr[3] & !A1L272 # !tmp_addr[3] & (A1L272 # GND);

--A1L275 is tmp_addr[3]~282
A1L275 = CARRY(!A1L272 # !tmp_addr[3]);


--A1L277 is tmp_addr[4]~283
A1L277 = tmp_addr[4] & (A1L275 $ GND) # !tmp_addr[4] & !A1L275 & VCC;

--A1L278 is tmp_addr[4]~284
A1L278 = CARRY(tmp_addr[4] & !A1L275);


--A1L280 is tmp_addr[5]~285
A1L280 = tmp_addr[5] & !A1L278 # !tmp_addr[5] & (A1L278 # GND);

--A1L281 is tmp_addr[5]~286
A1L281 = CARRY(!A1L278 # !tmp_addr[5]);


--A1L283 is tmp_addr[6]~287
A1L283 = tmp_addr[6] & (A1L281 $ GND) # !tmp_addr[6] & !A1L281 & VCC;

--A1L284 is tmp_addr[6]~288
A1L284 = CARRY(tmp_addr[6] & !A1L281);


--A1L286 is tmp_addr[7]~289
A1L286 = tmp_addr[7] & !A1L284 # !tmp_addr[7] & (A1L284 # GND);

--A1L287 is tmp_addr[7]~290
A1L287 = CARRY(!A1L284 # !tmp_addr[7]);


--A1L289 is tmp_addr[8]~291
A1L289 = tmp_addr[8] & (A1L287 $ GND) # !tmp_addr[8] & !A1L287 & VCC;

--A1L290 is tmp_addr[8]~292
A1L290 = CARRY(tmp_addr[8] & !A1L287);


--A1L292 is tmp_addr[9]~293
A1L292 = tmp_addr[9] & !A1L290 # !tmp_addr[9] & (A1L290 # GND);

--A1L293 is tmp_addr[9]~294
A1L293 = CARRY(!A1L290 # !tmp_addr[9]);


--A1L295 is tmp_addr[10]~295
A1L295 = tmp_addr[10] & (A1L293 $ GND) # !tmp_addr[10] & !A1L293 & VCC;

--A1L296 is tmp_addr[10]~296
A1L296 = CARRY(tmp_addr[10] & !A1L293);


--A1L298 is tmp_addr[11]~297
A1L298 = tmp_addr[11] & !A1L296 # !tmp_addr[11] & (A1L296 # GND);

--A1L299 is tmp_addr[11]~298
A1L299 = CARRY(!A1L296 # !tmp_addr[11]);


--A1L301 is tmp_addr[12]~299
A1L301 = tmp_addr[12] & (A1L299 $ GND) # !tmp_addr[12] & !A1L299 & VCC;

--A1L302 is tmp_addr[12]~300
A1L302 = CARRY(tmp_addr[12] & !A1L299);


--A1L304 is tmp_addr[13]~301
A1L304 = tmp_addr[13] & !A1L302 # !tmp_addr[13] & (A1L302 # GND);

--A1L305 is tmp_addr[13]~302
A1L305 = CARRY(!A1L302 # !tmp_addr[13]);


--A1L307 is tmp_addr[14]~303
A1L307 = tmp_addr[14] & (A1L305 $ GND) # !tmp_addr[14] & !A1L305 & VCC;

--A1L308 is tmp_addr[14]~304
A1L308 = CARRY(tmp_addr[14] & !A1L305);


--A1L310 is tmp_addr[15]~305
A1L310 = tmp_addr[15] & !A1L308 # !tmp_addr[15] & (A1L308 # GND);

--A1L311 is tmp_addr[15]~306
A1L311 = CARRY(!A1L308 # !tmp_addr[15]);


--A1L313 is tmp_addr[16]~307
A1L313 = tmp_addr[16] & (A1L311 $ GND) # !tmp_addr[16] & !A1L311 & VCC;

--A1L314 is tmp_addr[16]~308
A1L314 = CARRY(tmp_addr[16] & !A1L311);


--A1L316 is tmp_addr[17]~309
A1L316 = tmp_addr[17] $ A1L314;


--A1L164Q is SRAM_DQ[0]~reg0
A1L164Q = DFFEAS(tmp_addr[0], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L233Q is always0~0
A1L233Q = DFFEAS(KEY[2], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L167Q is SRAM_DQ[1]~reg0
A1L167Q = DFFEAS(tmp_addr[1], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L170Q is SRAM_DQ[2]~reg0
A1L170Q = DFFEAS(tmp_addr[2], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L173Q is SRAM_DQ[3]~reg0
A1L173Q = DFFEAS(tmp_addr[3], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L176Q is SRAM_DQ[4]~reg0
A1L176Q = DFFEAS(tmp_addr[4], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L179Q is SRAM_DQ[5]~reg0
A1L179Q = DFFEAS(tmp_addr[5], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L182Q is SRAM_DQ[6]~reg0
A1L182Q = DFFEAS(tmp_addr[6], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L185Q is SRAM_DQ[7]~reg0
A1L185Q = DFFEAS(tmp_addr[7], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L188Q is SRAM_DQ[8]~reg0
A1L188Q = DFFEAS(tmp_addr[8], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L191Q is SRAM_DQ[9]~reg0
A1L191Q = DFFEAS(tmp_addr[9], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L194Q is SRAM_DQ[10]~reg0
A1L194Q = DFFEAS(tmp_addr[10], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L197Q is SRAM_DQ[11]~reg0
A1L197Q = DFFEAS(tmp_addr[11], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L200Q is SRAM_DQ[12]~reg0
A1L200Q = DFFEAS(tmp_addr[12], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L203Q is SRAM_DQ[13]~reg0
A1L203Q = DFFEAS(tmp_addr[13], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L206Q is SRAM_DQ[14]~reg0
A1L206Q = DFFEAS(tmp_addr[14], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--A1L209Q is SRAM_DQ[15]~reg0
A1L209Q = DFFEAS(tmp_addr[15], C1__clk0,  ,  , A1L106,  ,  ,  ,  );


--KEY[1] is KEY[1]
--operation mode is input

KEY[1] = INPUT();


--SW[0] is SW[0]
--operation mode is input

SW[0] = INPUT();


--SW[1] is SW[1]
--operation mode is input

SW[1] = INPUT();


--SW[2] is SW[2]
--operation mode is input

SW[2] = INPUT();


--SW[3] is SW[3]
--operation mode is input

SW[3] = INPUT();


--SW[4] is SW[4]
--operation mode is input

SW[4] = INPUT();


--SW[5] is SW[5]
--operation mode is input

SW[5] = INPUT();


--SW[6] is SW[6]
--operation mode is input

SW[6] = INPUT();


--SW[7] is SW[7]
--operation mode is input

SW[7] = INPUT();


--SW[8] is SW[8]
--operation mode is input