?? gate_clock.bld
字號:
ngdbuild: version M1.4.12Copyright (c) 1995-1997 Xilinx, Inc. All rights reserved.Command Line: ngdbuild gate_clock.sxnf Launcher: Using rule SYN_XNF_RULELauncher: gate_clock.ngo being compiled because it does not existLauncher: Running xnf2ngd from/home/brianp/HDL_DG/Gold/Gate_clock/Verilog/Gate_clock/M1_files/Launcher: Executing xnf2ngd -u -l synopsys "gate_clock.sxnf" "gate_clock.ngo"Launcher: "xnf2ngd" exited with an exit code of 0.Reading NGO file"/home/brianp/HDL_DG/Gold/Gate_clock/Verilog/Gate_clock/M1_files/gate_clock.ngo"...Reading component libraries for design expansion...Running Timing Specification DRC...Timing Specification DRC complete with no errors or warnings.Running Logical Design DRC...WARNING:basnu:147 - clock net "n55" has non-clock connectionsWARNING:basnu:148 - clock net "n55" drives no clock pinsWARNING:basnu:147 - clock net "n56" has non-clock connectionsWARNING:basnu:148 - clock net "n56" drives no clock pinsWARNING:basnu:147 - clock net "n58" has non-clock connectionsWARNING:basnu:148 - clock net "n58" drives no clock pinsLogical Design DRC complete with 6 warning(s).NGDBUILD Design Results Summary: There were 6 Logical Design DRC warnings. 11 total blocks expanded.Writing NGD file "gate_clock.ngd" ...Writing NGDBUILD log file "gate_clock.bld"...?? 快捷鍵說明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -