?? time_sim.sdf
字號:
) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U248) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (1862:1862:1862) (1862:1862:1862)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE U249) (DELAY (ABSOLUTE (PORT IN0 (1522:1522:1522) (1522:1522:1522)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (0:0:0) (0:0:0)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U250) (DELAY (ABSOLUTE (PORT IN (1537:1537:1537) (1537:1537:1537)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U252) (DELAY (ABSOLUTE (PORT IN (0:0:0) (0:0:0)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U253) (DELAY (ABSOLUTE (PORT IN (1261:1261:1261) (1261:1261:1261)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE U255) (DELAY (ABSOLUTE (PORT IN0 (1263:1263:1263) (1263:1263:1263)) (IOPATH IN0 OUT (1600:1600:1600) (1600:1600:1600)) (PORT IN1 (0:0:0) (0:0:0)) (IOPATH IN1 OUT (1600:1600:1600) (1600:1600:1600)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U256) (DELAY (ABSOLUTE (PORT IN (1596:1596:1596) (1596:1596:1596)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U258) (DELAY (ABSOLUTE (PORT IN0 (4224:4224:4224) (4224:4224:4224)) (IOPATH IN0 OUT (1600:1600:1600) (1600:1600:1600)) (PORT IN1 (5097:5097:5097) (5097:5097:5097)) (IOPATH IN1 OUT (1600:1600:1600) (1600:1600:1600)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE I_1\/ZCNT_E_reg) (DELAY (ABSOLUTE (PORT IN (820:820:820) (820:820:820)) (PORT CLK (1225:1225:1225) (1225:1225:1225)) (IOPATH CLK OUT (2820:2820:2820) (0:0:0)) (PORT CE (4427:4427:4427) (4427:4427:4427)) (IOPATH SET OUT (0:0:0) (0:0:0)) (PORT RST (0:0:0) (0:0:0)) (IOPATH RST OUT (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (WIDTH (posedge CLK) (4000:4000:4000)) (WIDTH (negedge CLK) (4000:4000:4000)) (SETUP RST (posedge CLK) (0:0:0)) (SETUP CE (posedge CLK) (0:0:0)) (SETUP IN (posedge CLK) (0:0:0)) (HOLD RST (posedge CLK) (0:0:0)) (HOLD IN (posedge CLK) (0:0:0)) (HOLD CE (posedge CLK) (0:0:0)) (WIDTH (posedge RST) (4000:4000:4000)) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U259) (DELAY (ABSOLUTE (PORT IN (0:0:0) (0:0:0)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE U260) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (2671:2671:2671) (2671:2671:2671)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U261) (DELAY (ABSOLUTE (PORT IN0 (1948:1948:1948) (1948:1948:1948)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (1331:1331:1331) (1331:1331:1331)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U262) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (2420:2420:2420) (2420:2420:2420)) (PORT IN1 (4148:4148:4148) (4148:4148:4148)) (IOPATH IN1 OUT (2420:2420:2420) (2420:2420:2420)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U263) (DELAY (ABSOLUTE (PORT IN (1060:1060:1060) (1060:1060:1060)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE I_0\/E2RQ_reg) (DELAY (ABSOLUTE (PORT IN (0:0:0) (0:0:0)) (PORT CLK (1212:1212:1212) (1212:1212:1212)) (IOPATH CLK OUT (2820:2820:2820) (0:0:0)) (PORT CE (3849:3849:3849) (3849:3849:3849)) (IOPATH SET OUT (0:0:0) (0:0:0)) (PORT RST (0:0:0) (0:0:0)) (IOPATH RST OUT (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (WIDTH (posedge CLK) (4000:4000:4000)) (WIDTH (negedge CLK) (4000:4000:4000)) (SETUP RST (posedge CLK) (0:0:0)) (SETUP CE (posedge CLK) (0:0:0)) (SETUP IN (posedge CLK) (0:0:0)) (HOLD RST (posedge CLK) (0:0:0)) (HOLD IN (posedge CLK) (0:0:0)) (HOLD CE (posedge CLK) (0:0:0)) (WIDTH (posedge RST) (4000:4000:4000)) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U265) (DELAY (ABSOLUTE (PORT IN (1554:1554:1554) (1554:1554:1554)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U267) (DELAY (ABSOLUTE (PORT IN (2211:2211:2211) (2211:2211:2211)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE I_0\/ZCNT_E_reg) (DELAY (ABSOLUTE (PORT IN (820:820:820) (820:820:820)) (PORT CLK (1212:1212:1212) (1212:1212:1212)) (IOPATH CLK OUT (2820:2820:2820) (0:0:0)) (PORT CE (4605:4605:4605) (4605:4605:4605)) (IOPATH SET OUT (0:0:0) (0:0:0)) (PORT RST (0:0:0) (0:0:0)) (IOPATH RST OUT (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (WIDTH (posedge CLK) (4000:4000:4000)) (WIDTH (negedge CLK) (4000:4000:4000)) (SETUP RST (posedge CLK) (0:0:0)) (SETUP CE (posedge CLK) (0:0:0)) (SETUP IN (posedge CLK) (0:0:0)) (HOLD IN (posedge CLK) (0:0:0)) (HOLD CE (posedge CLK) (0:0:0)) (HOLD RST (posedge CLK) (0:0:0)) (WIDTH (posedge RST) (4000:4000:4000)) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U269) (DELAY (ABSOLUTE (PORT IN (0:0:0) (0:0:0)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE U270) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (1594:1594:1594) (1594:1594:1594)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U271) (DELAY (ABSOLUTE (PORT IN0 (1916:1916:1916) (1916:1916:1916)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (2575:2575:2575) (2575:2575:2575)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U272) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (2420:2420:2420) (2420:2420:2420)) (PORT IN1 (2702:2702:2702) (2702:2702:2702)) (IOPATH IN1 OUT (2420:2420:2420) (2420:2420:2420)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U273) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (1260:1260:1260) (1260:1260:1260)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U274) (DELAY (ABSOLUTE (PORT IN0 (3086:3086:3086) (3086:3086:3086)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (3710:3710:3710) (3710:3710:3710)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U275) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (1600:1600:1600) (1600:1600:1600)) (PORT IN1 (5270:5270:5270) (5270:5270:5270)) (IOPATH IN1 OUT (1600:1600:1600) (1600:1600:1600)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE I_1\/E2RQ_reg) (DELAY (ABSOLUTE (PORT IN (0:0:0) (0:0:0)) (PORT CLK (1206:1206:1206) (1206:1206:1206)) (IOPATH CLK OUT (2820:2820:2820) (0:0:0)) (PORT CE (4029:4029:4029) (4029:4029:4029)) (IOPATH SET OUT (0:0:0) (0:0:0)) (PORT RST (0:0:0) (0:0:0)) (IOPATH RST OUT (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (WIDTH (posedge CLK) (4000:4000:4000)) (WIDTH (negedge CLK) (4000:4000:4000)) (SETUP RST (posedge CLK) (0:0:0)) (SETUP CE (posedge CLK) (0:0:0)) (SETUP IN (posedge CLK) (0:0:0)) (HOLD CE (posedge CLK) (0:0:0)) (HOLD IN (posedge CLK) (0:0:0)) (HOLD RST (posedge CLK) (0:0:0)) (WIDTH (posedge RST) (4000:4000:4000)) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U276) (DELAY (ABSOLUTE (PORT IN (1596:1596:1596) (1596:1596:1596)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U278) (DELAY (ABSOLUTE (PORT IN (1729:1729:1729) (1729:1729:1729)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U280) (DELAY (ABSOLUTE (PORT IN (0:0:0) (0:0:0)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE U281) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (2397:2397:2397) (2397:2397:2397)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U282) (DELAY (ABSOLUTE (PORT IN0 (2278:2278:2278) (2278:2278:2278)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (1677:1677:1677) (1677:1677:1677)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U283) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (2420:2420:2420) (2420:2420:2420)) (PORT IN1 (3881:3881:3881) (3881:3881:3881)) (IOPATH IN1 OUT (2420:2420:2420) (2420:2420:2420)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U284) (DELAY (ABSOLUTE (PORT IN (1832:1832:1832) (1832:1832:1832)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE U285) (DELAY (ABSOLUTE (PORT IN0 (1248:1248:1248) (1248:1248:1248)) (IOPATH IN0 OUT (2420:2420:2420) (2420:2420:2420)) (PORT IN1 (0:0:0) (0:0:0)) (IOPATH IN1 OUT (2420:2420:2420) (2420:2420:2420)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE I_1\/DCNT_reg\<0\>) (DELAY (ABSOLUTE (PORT IN (0:0:0) (0:0:0)) (PORT CLK (1212:1212:1212) (1212:1212:1212)) (IOPATH CLK OUT (2820:2820:2820) (0:0:0)) (PORT CE (5467:5467:5467) (5467:5467:5467)) (IOPATH SET OUT (0:0:0) (0:0:0)) (PORT RST (0:0:0) (0:0:0)) (IOPATH RST OUT (0:0:0) (0:0:0)) ) ) (TIMINGCHECK (WIDTH (posedge CLK) (4000:4000:4000)) (WIDTH (negedge CLK) (4000:4000:4000)) (SETUP RST (posedge CLK) (0:0:0)) (SETUP CE (posedge CLK) (0:0:0)) (SETUP IN (posedge CLK) (0:0:0)) (HOLD RST (posedge CLK) (0:0:0)) (HOLD IN (posedge CLK) (0:0:0)) (HOLD CE (posedge CLK) (0:0:0)) (WIDTH (posedge RST) (4000:4000:4000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE U286) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (1192:1192:1192) (1192:1192:1192)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U287) (DELAY (ABSOLUTE (PORT IN0 (1522:1522:1522) (1522:1522:1522)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (1862:1862:1862) (1862:1862:1862)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U288) (DELAY (ABSOLUTE (PORT IN0 (0:0:0) (0:0:0)) (IOPATH IN0 OUT (2420:2420:2420) (2420:2420:2420)) (PORT IN1 (1229:1229:1229) (1229:1229:1229)) (IOPATH IN1 OUT (2420:2420:2420) (2420:2420:2420)) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE U289) (DELAY (ABSOLUTE (PORT IN0 (3451:3451:3451) (3451:3451:3451)) (IOPATH IN0 OUT (0:0:0) (0:0:0)) (PORT IN1 (2475:2475:2475) (2475:2475:2475)) (IOPATH IN1 OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_INV") (INSTANCE U290) (DELAY (ABSOLUTE (PORT IN (1638:1638:1638) (1638:1638:1638)) (IOPATH IN OUT (0:0:0) (0:0:0)) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE I_1\/ZCNT_reg\<0\>) (DELAY (ABSOLUTE (PORT IN (0:0:0) (0:0:0))
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -