m25513cModel TechnologydE:\MDN-WORK\design examples\complete_dec_cycle\dec_cycle_files\UFM Memory with I2C\modelsimvaltufm_osc0_altufm_osc_1p3I<^=7LJVO6VQE_gWbzG_OP0V6XS1[CHT`oe?Dk`GI0;;U1dU:\Work\MAXIIZ Design Examples\Designs\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\modelsimw1167201436FU:/Work/MAXIIZ Design Examples/Designs/AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_main.vL0 37OE;L;5.8e;17r131o-work workvclk_genIO_jLD?cmiQWPiZRS_h3CJ1VbW7F[f?G5?>Bz=j3:YN<82dU:\Work\MAXIIZ Design Examples\Designs\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\modelsimw1167201436FU:/Work/MAXIIZ Design Examples/Designs/AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_main.vL0 93OE;L;5.8e;17r131o-work workvclkgenIB_VazJDiF@kVlc;NgD^LE2VELF?>V64JDe><2U;@b5Q;2dU:\Work\MAXIIZ Design Examples\Designs\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\modelsimw1167300142FU:/Work/MAXIIZ Design Examples/Designs/AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/test_pwm.vL0 227OE;L;5.8e;17r131o-work workvduty_cycleIk:_F<4_4F6A_T[?H1b`c30V7BzemJm9BEMI43Vgf_IV70dU:\Work\MAXIIZ Design Examples\Designs\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\modelsimw1167201436FU:/Work/MAXIIZ Design Examples/Designs/AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_main.vL0 117OE;L;5.8e;17r131o-work workvdutycycleIJAL?`HV^3k8d;5V0BXcBY1V^iJ=T5m_ef:V<g;8Nz4fJ2dU:\Work\MAXIIZ Design Examples\Designs\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\modelsimw1167300142FU:/Work/MAXIIZ Design Examples/Designs/AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/test_pwm.vL0 245OE;L;5.8e;17r131o-work workvpwm_genIe1e?2LhgD[3oP01R@c[3?0VQ]GYOWZz@;B[DC>Cjo8@=3dU:\Work\MAXIIZ Design Examples\Designs\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\modelsimw1167201436FU:/Work/MAXIIZ Design Examples/Designs/AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_main.vL0 144OE;L;5.8e;17r131o-work workvpwm_mainIPQ84];4Y^ehMY?b1FPWO`1V1aXTebf09?MQ:U5:m:I_[2dU:\Work\MAXIIZ Design Examples\Designs\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\modelsimw1167201436FU:/Work/MAXIIZ Design Examples/Designs/AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/pwm_main.vL0 7OE;L;5.8e;17r131o-work workvtest_pwmI8d6zNPZgTm=aA=o337TiC3V6jfQfT>_3Tkf;lJ71b;L]2dU:\Work\MAXIIZ Design Examples\Designs\AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example\modelsimw1167300142FU:/Work/MAXIIZ Design Examples/Designs/AN501_Pulse_Width_Modulator_Altera_MAX_II_CPLD_Design_Example/modelsim/test_pwm.vL0 7OE;L;5.8e;17r131o-work work