library verilog;use verilog.vl_types.all;entity pwm_gen is    port(        clk             : in     vl_logic;        duty_cycle      : in     vl_logic_vector(3 downto 0);        pwm             : out    vl_logic    );end pwm_gen;