library verilog;use verilog.vl_types.all;entity dutycycle is    port(        up              : in     vl_logic;        dn              : in     vl_logic;        clk             : in     vl_logic;        duty_cycle      : out    vl_logic_vector(3 downto 0)    );end dutycycle;