library verilog;use verilog.vl_types.all;entity clk_gen is    port(        osc             : in     vl_logic;        pwm_clk         : out    vl_logic;        duty_cycle_clk  : out    vl_logic    );end clk_gen;