library verilog;use verilog.vl_types.all;entity shuju is    port(        rst             : in     vl_logic;        sclk            : in     vl_logic;        sdata           : out    vl_logic    );end shuju;