?? tb_mc8051_siu_sim.vhd
字號:
--------------------------------------------------------------------------------- ---- X X XXXXXX XXXXXX XXXXXX XXXXXX X ---- XX XX X X X X X X X XX ---- X X X X X X X X X X X X ---- X X X X X X X X X X X X ---- X X X X XXXXXX X X XXXXXX X ---- X X X X X X X X X ---- X X X X X X X X X ---- X X X X X X X X X X ---- X X XXXXXX XXXXXX XXXXXX XXXXXX X ---- ---- ---- O R E G A N O S Y S T E M S ---- ---- Design & Consulting ---- ----------------------------------------------------------------------------------- ---- Web: http://www.oregano.at/ ---- ---- Contact: mc8051@oregano.at ---- ----------------------------------------------------------------------------------- ---- MC8051 - VHDL 8051 Microcontroller IP Core ---- Copyright (C) 2001 OREGANO SYSTEMS ---- ---- This library is free software; you can redistribute it and/or ---- modify it under the terms of the GNU Lesser General Public ---- License as published by the Free Software Foundation; either ---- version 2.1 of the License, or (at your option) any later version. ---- ---- This library is distributed in the hope that it will be useful, ---- but WITHOUT ANY WARRANTY; without even the implied warranty of ---- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU ---- Lesser General Public License for more details. ---- ---- Full details of the license can be found in the file LGPL.TXT. ---- ---- You should have received a copy of the GNU Lesser General Public ---- License along with this library; if not, write to the Free Software ---- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA ---- --------------------------------------------------------------------------------------- Author: Roland H鰈ler---- Filename: tb_mc8051_siu_sim.vhd---- Date of Creation: Mon Aug 9 12:14:48 1999---- Version: $Revision: 1.6 $---- Date of Latest Version: $Date: 2002/09/05 11:15:33 $------ Description: Module level testbench for the serial interface -- unit.---------------------------------------------------------------------------------------architecture sim of tb_mc8051_siu is signal clk_a : std_logic; --< system clock signal reset : std_logic; --< system reset signal s_tf_a : std_logic; --< timer1 overflow flag signal s_trans_a : std_logic; --< 1 activates transm. signal s_scon_a : std_logic_vector(5 downto 0); --< from SFR register --< bits 7 to 3 signal s_sbuf_a : std_logic_vector(7 downto 0); --< data for transm. signal s_smod_a : std_logic; --< low(0)/high baudrate signal s_sbuf_out_a : std_logic_vector(7 downto 0); --< received data signal s_scon_out_a : std_logic_vector(2 downto 0); --< to SFR register --< bits 0 to 2 signal s_rxd_out_a : std_logic; --< mode0 data output signal s_txd_out_a : std_logic; --< serial data output signal clk_b : std_logic; --< system clock signal s_tf_b : std_logic; --< timer1 overflow flag signal s_trans_b : std_logic; --< 1 activates transm. signal s_scon_b : std_logic_vector(5 downto 0); --< from SFR register --< bits 7 to 3 signal s_sbuf_b : std_logic_vector(7 downto 0); --< data for transm. signal s_smod_b : std_logic; --< low(0)/high baudrate signal s_sbuf_out_b : std_logic_vector(7 downto 0); --< received data signal s_scon_out_b : std_logic_vector(2 downto 0); --< to SFR register --< bits 0 to 2 signal s_rxdwr_a : std_logic; --< rxd direction signal signal s_rxdwr_b : std_logic; --< rxd direction signal signal s_rxd_out_b : std_logic; --< mode0 data output signal s_txd_out_b : std_logic; --< serial data output signal s_serialdata_a : std_logic; signal s_serialdata_b : std_logic; begin s_serialdata_a <= s_txd_out_a when s_scon_a(4 downto 3) /= "00" else s_rxd_out_a; s_serialdata_b <= s_txd_out_b when s_scon_b(4 downto 3) /= "00" else s_rxd_out_b; i_mc8051_siu_a : mc8051_siu port map (clk => clk_a, reset => reset, tf_i => s_tf_a, trans_i => s_trans_a, rxd_i => s_serialdata_b, scon_i => s_scon_a, sbuf_i => s_sbuf_a, smod_i => s_smod_a, sbuf_o => s_sbuf_out_a, scon_o => s_scon_out_a, rxdwr_o => s_rxdwr_a, rxd_o => s_rxd_out_a, txd_o => s_txd_out_a); i_mc8051_siu_b : mc8051_siu port map (clk => clk_b, reset => reset, tf_i => s_tf_b, trans_i => s_trans_b, rxd_i => s_serialdata_a, scon_i => s_scon_b, sbuf_i => s_sbuf_b, smod_i => s_smod_b, sbuf_o => s_sbuf_out_b, scon_o => s_scon_out_b, rxdwr_o => s_rxdwr_b, rxd_o => s_rxd_out_b, txd_o => s_txd_out_b);--------------------------------------------------------------------------------- Perform simple selfchecking test for the four operating modes.------------------------------------------------------------------------------- p_run : process begin ------------------------------------------------------------------------- -- set start values and perform reset ------------------------------------------------------------------------- s_smod_a <= '0'; s_trans_a <= '0'; s_sbuf_a <= conv_std_logic_vector(0, 8); s_scon_a <= conv_std_logic_vector(0, 6); s_smod_b <= '0'; s_trans_b <= '0'; s_sbuf_b <= conv_std_logic_vector(0, 8); s_scon_b <= conv_std_logic_vector(0, 6); reset <= '1'; wait for one_period + one_period/2 + 5 ns; reset <= '0'; wait for one_period * 4; ------------------------------------------------------------------------- -- Testing MODE 0 ------------------------------------------------------------------------- s_scon_a <= conv_std_logic_vector(0, 6); -- 000000 s_sbuf_a <= conv_std_logic_vector(170, 8); -- 10101010 s_scon_b <= conv_std_logic_vector(2, 6); -- 000010 s_sbuf_b <= conv_std_logic_vector(170, 8); -- 10101010 s_trans_a <= '1'; -- start transmission wait for one_period * 1; s_trans_a <= '0'; wait until s_scon_out_b(0) = '1'; s_scon_b <= conv_std_logic_vector(0, 6); -- 000000 assert s_sbuf_out_b = "10101010" report "ERROR: FALSE DATA RECEIVED IN MODE 0! DATA SENT: AAh" severity failure; assert s_sbuf_out_b /= "10101010" report "CORRECT DATA RECEIVED IN MODE 0! DATA RECEIVED: AAh" severity note; wait for one_period * 600; s_scon_a <= conv_std_logic_vector(0, 6); -- 000000 s_sbuf_a <= conv_std_logic_vector(85, 8); -- 01010101 s_scon_b <= conv_std_logic_vector(2, 6); -- 000010 s_sbuf_b <= conv_std_logic_vector(16#55#, 8); -- 01010101 s_trans_a <= '1'; -- start transmission wait for one_period * 1; s_trans_a <= '0'; wait until s_scon_out_b(0) = '1' and s_scon_out_a(1) = '1'; s_scon_b <= conv_std_logic_vector(0, 6); -- 000000 assert s_sbuf_out_b = "01010101" report "ERROR: FALSE DATA RECEIVED IN MODE 0! DATA SENT: 55h" severity failure; assert s_sbuf_out_b /= "01010101" report "CORRECT DATA RECEIVED IN MODE 0! DATA RECEIVED: 55h" severity note; wait for one_period * 600; s_scon_a <= conv_std_logic_vector(2, 6); -- 000010 s_sbuf_a <= conv_std_logic_vector(00, 8); -- 00000000 s_scon_b <= conv_std_logic_vector(0, 6); -- 000000 s_sbuf_b <= conv_std_logic_vector(16#FF#, 8); -- 11111111 s_trans_b <= '1'; -- start transmission wait for one_period * 1; s_trans_b <= '0'; wait until s_scon_out_a(0) = '1' and s_scon_out_b(1) = '1'; s_scon_a <= conv_std_logic_vector(0, 6); -- 000000 assert s_sbuf_out_a = "11111111" report "ERROR: FALSE DATA RECEIVED IN MODE 0! DATA SENT: FFh" severity failure; assert s_sbuf_out_a /= "11111111" report "CORRECT DATA RECEIVED IN MODE 0! DATA RECEIVED: FFh" severity note; wait for one_period * 600; s_scon_a <= conv_std_logic_vector(2, 6); -- 000010 s_sbuf_a <= conv_std_logic_vector(00, 8); -- 00000000 s_scon_b <= conv_std_logic_vector(0, 6); -- 000000 s_sbuf_b <= conv_std_logic_vector(16#00#, 8); -- 00000000 s_trans_b <= '1'; -- start transmission wait for one_period * 1; s_trans_b <= '0'; wait until s_scon_out_a(0) = '1' and s_scon_out_b(1) = '1'; s_scon_a <= conv_std_logic_vector(0, 6); -- 000000 assert s_sbuf_out_a = "00000000" report "ERROR: FALSE DATA RECEIVED IN MODE 0! DATA SENT: 00h" severity failure; assert s_sbuf_out_a /= "00000000" report "CORRECT DATA RECEIVED IN MODE 0! DATA RECEIVED: 00h" severity note; wait for one_period; ------------------------------------------------------------------------- -- Testing MODE 1 ------------------------------------------------------------------------- s_smod_a <= '1'; s_scon_a <= conv_std_logic_vector(40, 6); -- 101000 MODE 1 + RI=1 s_sbuf_a <= conv_std_logic_vector(170, 8); -- 10101010 s_smod_b <= '1'; s_scon_b <= conv_std_logic_vector(10, 6); -- 001010 MODE 1 + RI=0 s_sbuf_b <= conv_std_logic_vector(170, 8); -- 10101010 s_trans_a <= '1'; -- start transmission wait for one_period * 1; s_trans_a <= '0'; wait until s_scon_out_b(0) = '1'; assert s_sbuf_out_b = "10101010" report "ERROR: FALSE DATA RECEIVED IN MODE 1! DATA SENT: AAh" severity failure; assert s_sbuf_out_b /= "10101010" report "CORRECT DATA RECEIVED IN MODE 1! DATA RECEIVED: AAh" severity note; wait for one_period * 600; s_sbuf_a <= conv_std_logic_vector(85, 8); -- 01010101 s_trans_a <= '1'; -- start transmission wait for one_period * 1; s_trans_a <= '0'; wait until s_scon_out_b(0) = '1' and s_scon_out_a(1) = '1'; assert s_sbuf_out_b = "01010101" report "ERROR: FALSE DATA RECEIVED IN MODE 1! DATA SENT: 55h"?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -