?? select2.vhd
字號:
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
ENTITY select2 is
port(clksec,clkback,a : in std_logic;
clkout : out std_logic);
END select2;
architecture behave of select2 is
BEGIN
process(clksec,clkback,a)
begin
if(a='0') then
clkout<=clkback;
elsif(a='1') then
clkout<=clksec;
else
clkout<='0';
end if;
end process;
END behave;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -