--c<=a and b----

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY and2_comp IS
		PORT(
		a, b: IN	bit;
				c: OUT	bit);
END and2_comp;
ARCHITECTURE and2_behav OF and2_comp IS
	BEGIN
	c<=a and b;
END and2_behav;