LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY or2_comp IS
		PORT(
		a, b: IN	bit;
				c: OUT	bit);
END or2_comp;
ARCHITECTURE and2_behav OF or2_comp IS
	BEGIN
	c<=a or b;
END and2_behav;