LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY inv_comp IS
		PORT(
		a: IN	bit;
				c: OUT	bit);
END inv_comp;
ARCHITECTURE and2_behav OF inv_comp IS
	BEGIN
	c<=not a;
END and2_behav;