?? serial.fit.eqn
字號:
-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Altera Program License
-- Subscription Agreement, Altera MegaCore Function License
-- Agreement, or other applicable license agreement, including,
-- without limitation, that your use is for the sole purpose of
-- programming logic devices manufactured by Altera and sold by
-- Altera or its authorized distributors. Please refer to the
-- applicable agreement for further details.
--txd_reg is txd_reg at LC_X15_Y4_N8
--operation mode is normal
txd_reg_lut_out = A1L4 & (!A1L5) # !A1L4 & (A1L5 & !txd_buf[0] # !A1L5 & (A1L2));
txd_reg = DFFEAS(txd_reg_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L182, , , , );
--A1L171 is reduce_or~3072 at LC_X13_Y10_N7
--operation mode is normal
rxd_buf[5]_qfbk = rxd_buf[5];
A1L171 = rxd_buf[5]_qfbk & !rxd_buf[6];
--rxd_buf[5] is rxd_buf[5] at LC_X13_Y10_N7
--operation mode is normal
rxd_buf[5] = DFFEAS(A1L171, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L712, rxd_buf[6], , , VCC);
--A1L271 is reduce_or~3073 at LC_X13_Y10_N8
--operation mode is normal
rxd_buf[4]_qfbk = rxd_buf[4];
A1L271 = !rxd_buf[2] & !rxd_buf[1] & rxd_buf[4]_qfbk & A1L171;
--rxd_buf[4] is rxd_buf[4] at LC_X13_Y10_N8
--operation mode is normal
rxd_buf[4] = DFFEAS(A1L271, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L712, rxd_buf[5], , , VCC);
--A1L371 is reduce_or~3074 at LC_X12_Y10_N5
--operation mode is normal
A1L371 = rxd_buf[6] & !rxd_buf[5] & !rxd_buf[4] # !rxd_buf[6] & rxd_buf[5] & rxd_buf[4];
--A1L471 is reduce_or~3075 at LC_X12_Y10_N7
--operation mode is normal
A1L471 = rxd_buf[6] & (rxd_buf[5] # rxd_buf[4]) # !rxd_buf[6] & rxd_buf[5] & rxd_buf[4];
--A1L571 is reduce_or~3076 at LC_X12_Y10_N9
--operation mode is normal
A1L571 = rxd_buf[2] & rxd_buf[0] & !rxd_buf[1] # !rxd_buf[2] & (rxd_buf[1] $ (rxd_buf[0] & rxd_buf[6]));
--A1L671 is reduce_or~3077 at LC_X12_Y10_N6
--operation mode is normal
A1L671 = rxd_buf[0] & (!rxd_buf[1] & rxd_buf[6]) # !rxd_buf[0] & (rxd_buf[2] # rxd_buf[1] & rxd_buf[6]);
--A1L771 is reduce_or~3078 at LC_X12_Y10_N8
--operation mode is normal
A1L771 = A1L571 & (A1L671 $ A1L471) # !A1L571 & A1L371 & A1L671;
--A1L871 is reduce_or~3079 at LC_X11_Y10_N0
--operation mode is normal
A1L871 = rxd_buf[7] # rxd_buf[3] & !A1L271 # !rxd_buf[3] & (!A1L771);
--A1L971 is reduce_or~3080 at LC_X12_Y10_N4
--operation mode is normal
A1L971 = rxd_buf[0] & (rxd_buf[1] $ !rxd_buf[4] # !rxd_buf[2]) # !rxd_buf[0] & rxd_buf[1] & (!rxd_buf[4] # !rxd_buf[2]);
--A1L081 is reduce_or~3081 at LC_X11_Y10_N1
--operation mode is normal
A1L081 = rxd_buf[6] & !rxd_buf[4] & !rxd_buf[5] & A1L971 # !rxd_buf[6] & rxd_buf[4] & rxd_buf[5] & !A1L971;
--A1L181 is reduce_or~3082 at LC_X11_Y10_N2
--operation mode is normal
A1L181 = rxd_buf[7] # rxd_buf[3] & !A1L271 # !rxd_buf[3] & (!A1L081);
--A1L281 is reduce_or~3083 at LC_X13_Y10_N9
--operation mode is normal
A1L281 = !rxd_buf[0] & A1L271;
--A1L381 is reduce_or~3084 at LC_X12_Y10_N0
--operation mode is normal
A1L381 = rxd_buf[2] & (rxd_buf[0] $ !rxd_buf[5] # !rxd_buf[1]) # !rxd_buf[2] & (rxd_buf[0] # rxd_buf[1] & !rxd_buf[5]);
--A1L481 is reduce_or~3085 at LC_X12_Y10_N1
--operation mode is normal
A1L481 = rxd_buf[4] & rxd_buf[5] & !rxd_buf[6] & !A1L381 # !rxd_buf[4] & !rxd_buf[5] & rxd_buf[6] & A1L381;
--A1L581 is reduce_or~3086 at LC_X12_Y10_N2
--operation mode is normal
A1L581 = rxd_buf[7] # rxd_buf[3] & !A1L281 # !rxd_buf[3] & (!A1L481);
--A1L681 is reduce_or~3087 at LC_X13_Y10_N5
--operation mode is normal
rxd_buf[0]_qfbk = rxd_buf[0];
A1L681 = rxd_buf[2] & (rxd_buf[1] $ (rxd_buf[0]_qfbk # !rxd_buf[4])) # !rxd_buf[2] & !rxd_buf[1] & !rxd_buf[0]_qfbk & rxd_buf[4];
--rxd_buf[0] is rxd_buf[0] at LC_X13_Y10_N5
--operation mode is normal
rxd_buf[0] = DFFEAS(A1L681, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L712, rxd_buf[1], , , VCC);
--A1L781 is reduce_or~3088 at LC_X13_Y10_N1
--operation mode is normal
rxd_buf[6]_qfbk = rxd_buf[6];
A1L781 = rxd_buf[5] & !rxd_buf[6]_qfbk & rxd_buf[4] # !rxd_buf[5] & rxd_buf[6]_qfbk & !rxd_buf[4];
--rxd_buf[6] is rxd_buf[6] at LC_X13_Y10_N1
--operation mode is normal
rxd_buf[6] = DFFEAS(A1L781, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L712, rxd_buf[7], , , VCC);
--A1L881 is reduce_or~3089 at LC_X13_Y10_N0
--operation mode is normal
rxd_buf[1]_qfbk = rxd_buf[1];
A1L881 = rxd_buf[2] & !rxd_buf[0] & rxd_buf[1]_qfbk & rxd_buf[4] # !rxd_buf[2] & (rxd_buf[1]_qfbk # !rxd_buf[0] & rxd_buf[4]);
--rxd_buf[1] is rxd_buf[1] at LC_X13_Y10_N0
--operation mode is normal
rxd_buf[1] = DFFEAS(A1L881, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L712, rxd_buf[2], , , VCC);
--A1L981 is reduce_or~3090 at LC_X13_Y10_N2
--operation mode is normal
A1L981 = A1L681 & (A1L881 & A1L171 # !A1L881 & (A1L781)) # !A1L681 & (A1L881);
--A1L091 is reduce_or~3091 at LC_X13_Y10_N3
--operation mode is normal
rxd_buf[3]_qfbk = rxd_buf[3];
A1L091 = !rxd_buf[3]_qfbk & A1L981 & (A1L371 # A1L681);
--rxd_buf[3] is rxd_buf[3] at LC_X13_Y10_N3
--operation mode is normal
rxd_buf[3] = DFFEAS(A1L091, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L712, rxd_buf[4], , , VCC);
--A1L191 is reduce_or~3092 at LC_X13_Y10_N4
--operation mode is normal
A1L191 = rxd_buf[7] # !A1L091 & (!A1L281 # !rxd_buf[3]);
--A1L291 is reduce_or~3093 at LC_X14_Y10_N9
--operation mode is normal
A1L291 = !rxd_buf[3] & (rxd_buf[5] $ rxd_buf[4]);
--A1L391 is reduce_or~3094 at LC_X14_Y10_N8
--operation mode is normal
rxd_buf[7]_qfbk = rxd_buf[7];
A1L391 = !rxd_buf[7]_qfbk & (A1L271 # !rxd_buf[3]);
--rxd_buf[7] is rxd_buf[7] at LC_X14_Y10_N8
--operation mode is normal
rxd_buf[7] = DFFEAS(A1L391, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L712, rxd_reg2, , , VCC);
--A1L491 is reduce_or~3095 at LC_X14_Y10_N5
--operation mode is normal
A1L491 = rxd_buf[0] & (rxd_buf[1] # !rxd_buf[2]) # !rxd_buf[0] & rxd_buf[2];
--A1L591 is reduce_or~3096 at LC_X14_Y10_N6
--operation mode is normal
A1L591 = rxd_buf[4] & !rxd_buf[6] & (A1L491 # !rxd_buf[1]) # !rxd_buf[4] & rxd_buf[6] & (rxd_buf[1] $ A1L491);
--A1L691 is reduce_or~3097 at LC_X15_Y10_N3
--operation mode is normal
A1L691 = A1L291 # !rxd_buf[3] & !A1L591 # !A1L391;
--A1L791 is reduce_or~3098 at LC_X14_Y10_N3
--operation mode is normal
A1L791 = rxd_buf[0] & !rxd_buf[1] & (rxd_buf[4] $ !rxd_buf[2]) # !rxd_buf[0] & rxd_buf[2] & (rxd_buf[4] $ !rxd_buf[1]);
--A1L891 is reduce_or~3099 at LC_X14_Y10_N4
--operation mode is normal
A1L891 = rxd_buf[4] & !rxd_buf[6] & !A1L791 # !rxd_buf[4] & rxd_buf[6] & A1L791;
--A1L991 is reduce_or~3100 at LC_X16_Y10_N8
--operation mode is normal
A1L991 = A1L291 # !rxd_buf[3] & !A1L891 # !A1L391;
--A1L002 is reduce_or~3101 at LC_X14_Y10_N1
--operation mode is normal
A1L002 = rxd_buf[4] & (rxd_buf[1] # rxd_buf[0] $ !rxd_buf[2]);
--A1L102 is reduce_or~3102 at LC_X13_Y10_N6
--operation mode is normal
rxd_buf[2]_qfbk = rxd_buf[2];
A1L102 = rxd_buf[4] & (rxd_buf[1]) # !rxd_buf[4] & (rxd_buf[0] $ (rxd_buf[1] & rxd_buf[2]_qfbk));
--rxd_buf[2] is rxd_buf[2] at LC_X13_Y10_N6
--operation mode is normal
rxd_buf[2] = DFFEAS(A1L102, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L712, rxd_buf[3], , , VCC);
--A1L202 is reduce_or~3103 at LC_X14_Y10_N0
--operation mode is normal
A1L202 = A1L102 & rxd_buf[6] & !rxd_buf[5] # !A1L102 & !rxd_buf[6] & rxd_buf[5];
--A1L302 is reduce_or~3104 at LC_X15_Y10_N4
--operation mode is normal
A1L302 = A1L102 & (A1L002 & A1L171 # !A1L002 & (A1L202)) # !A1L102 & (A1L002 & A1L202);
--A1L402 is reduce_or~3105 at LC_X16_Y10_N2
--operation mode is normal
A1L402 = rxd_buf[7] # rxd_buf[3] & !A1L271 # !rxd_buf[3] & (!A1L302);
--txd_buf[0] is txd_buf[0] at LC_X14_Y6_N2
--operation mode is normal
txd_buf[0]_lut_out = A1L762 # A1L862 # !state_tras[1] & !A1L952;
txd_buf[0] = DFFEAS(txd_buf[0]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L162, , , , );
--div8_tras_reg[2] is div8_tras_reg[2] at LC_X15_Y5_N4
--operation mode is normal
div8_tras_reg[2]_lut_out = !div8_tras_reg[2];
div8_tras_reg[2] = DFFEAS(div8_tras_reg[2]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L29, , , , );
--div8_tras_reg[1] is div8_tras_reg[1] at LC_X15_Y5_N9
--operation mode is normal
div8_tras_reg[1]_lut_out = !div8_tras_reg[1];
div8_tras_reg[1] = DFFEAS(div8_tras_reg[1]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L09, , , , );
--div8_tras_reg[0] is div8_tras_reg[0] at LC_X14_Y5_N2
--operation mode is normal
div8_tras_reg[0]_lut_out = !div8_tras_reg[0];
div8_tras_reg[0] = DFFEAS(div8_tras_reg[0]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , trasstart, , , , );
--A1L951 is reduce_nor~318 at LC_X15_Y5_N3
--operation mode is normal
A1L951 = div8_tras_reg[1] & div8_tras_reg[2] & div8_tras_reg[0];
--trasstart is trasstart at LC_X15_Y4_N5
--operation mode is normal
trasstart_lut_out = state_tras[3] & (A1L8 # A1L6 & A1L7) # !state_tras[3] & A1L6 & A1L7;
trasstart = DFFEAS(trasstart_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L252, , , , );
--send_state[0] is send_state[0] at LC_X13_Y5_N2
--operation mode is normal
send_state[0]_lut_out = !send_state[0];
send_state[0] = DFFEAS(send_state[0]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L332, , , , );
--send_state[2] is send_state[2] at LC_X14_Y5_N4
--operation mode is normal
send_state[2]_lut_out = !send_state[2];
send_state[2] = DFFEAS(send_state[2]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L532, , , , );
--send_state[1] is send_state[1] at LC_X13_Y5_N5
--operation mode is normal
send_state[1]_lut_out = !send_state[1];
send_state[1] = DFFEAS(send_state[1]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L632, , , , );
--A1L1 is Select~2993 at LC_X14_Y5_N1
--operation mode is normal
A1L1 = trasstart & (!send_state[2] # !send_state[0] # !send_state[1]);
--A1L2 is Select~2994 at LC_X15_Y4_N7
--operation mode is normal
A1L2 = txd_reg # A1L951 & (A1L1);
--state_tras[0] is state_tras[0] at LC_X15_Y6_N7
--operation mode is normal
state_tras[0]_lut_out = state_tras[0] & (!A1L951) # !state_tras[0] & (A1L951 & !A1L41);
state_tras[0] = DFFEAS(state_tras[0]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , key_entry2, , , , );
--state_tras[2] is state_tras[2] at LC_X14_Y6_N3
--operation mode is normal
state_tras[2]_lut_out = state_tras[2] $ (state_tras[1] & state_tras[0] & A1L951);
state_tras[2] = DFFEAS(state_tras[2]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , key_entry2, , , , );
--state_tras[1] is state_tras[1] at LC_X15_Y6_N9
--operation mode is normal
state_tras[1]_lut_out = state_tras[1] $ (A1L31 & (A1L11 # A1L951));
state_tras[1] = DFFEAS(state_tras[1]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , key_entry2, , , , );
--A1L3 is Select~2995 at LC_X15_Y4_N2
--operation mode is normal
A1L3 = !state_tras[2] & !state_tras[1];
--state_tras[3] is state_tras[3] at LC_X15_Y6_N2
--operation mode is normal
state_tras[3]_lut_out = state_tras[3] $ (state_tras[2] & A1L951 & A1L01);
state_tras[3] = DFFEAS(state_tras[3]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , key_entry2, , , , );
--A1L4 is Select~2996 at LC_X15_Y4_N1
--operation mode is normal
A1L4 = state_tras[3] & (A1L951 & state_tras[0] # !A1L3);
--A1L5 is Select~2997 at LC_X15_Y4_N6
--operation mode is normal
A1L5 = A1L951 & (state_tras[3] & A1L3 # !state_tras[3] & (state_tras[0] # !A1L3));
--clkbaud8x is clkbaud8x at LC_X12_Y3_N2
--operation mode is normal
clkbaud8x_lut_out = clkbaud8x $ (!A1L461);
clkbaud8x = DFFEAS(clkbaud8x_lut_out, GLOBAL(clk), VCC, , , , , !rst, );
--key_entry2 is key_entry2 at LC_X14_Y4_N0
--operation mode is normal
key_entry2_lut_out = A1L941;
key_entry2 = DFFEAS(key_entry2_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , , key_entry1, , , !key_entry2);
--A1L182 is txd_reg~121 at LC_X15_Y4_N0
--operation mode is normal
A1L182 = key_entry2 & (!state_tras[2] & !state_tras[1] # !state_tras[3]);
--rxd_reg2 is rxd_reg2 at LC_X13_Y3_N5
--operation mode is normal
rxd_reg2_lut_out = rxd_reg1;
rxd_reg2 = DFFEAS(rxd_reg2_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , , , , , );
--div8_rec_reg[2] is div8_rec_reg[2] at LC_X11_Y4_N8
--operation mode is normal
div8_rec_reg[2]_lut_out = !div8_rec_reg[2];
div8_rec_reg[2] = DFFEAS(div8_rec_reg[2]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L68, , , , );
--div8_rec_reg[1] is div8_rec_reg[1] at LC_X12_Y4_N8
--operation mode is normal
div8_rec_reg[1]_lut_out = !div8_rec_reg[1];
div8_rec_reg[1] = DFFEAS(div8_rec_reg[1]_lut_out, GLOBAL(clkbaud8x), GLOBAL(rst), , A1L48, , , , );
--div8_rec_reg[0] is div8_rec_reg[0] at LC_X12_Y4_N9
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -