library verilog;use verilog.vl_types.all;entity rec is    port(        clk             : in     vl_logic;        rxd             : in     vl_logic;        rst             : in     vl_logic;        dout            : out    vl_logic_vector(7 downto 0);        irq             : out    vl_logic    );end rec;