`define  tCLWmin         3  // clock low pulse width[ns]   `define  tAC3max         6  // access time from clock(CL=3)[ns]   `define  tAC2max         6  // access time from clock(CL=2)[ns]   `define  tOHmin          3  // data-out hold time[ns]   `define  tDSmin          2  // data-input setup time[ns]   `define  tDHmin          1  // data-input hold time[ns]   `define  tASmin          2  // address setup time[ns]   `define  tAHmin          1  // address hold time[ns]   `define  tCKSmin         2  // CKE setup time[ns]   `define  tCKHmin         1  // CKE hold time[ns]   `define  tCSmin          2  // command setup time[ns]   `define  tCHmin          1  // command hold time[ns]   `define  tOLZmin         1  // clock to data output in Low-Z time[ns]   `define  tOHZ3min        3  // clock to data output in Hi-Z time(CL=3)[ns]   `define  tOHZ3max        6  // clock to data output in Hi-Z time(CL=3)[ns]   `define  tOHZ2min        3  // clock to data output in Hi-Z time(CL=2)[ns]   `define  tOHZ2max        6  // clock to data output in Hi-Z time(CL=2)[ns]   `define  tRCmin         70  // RAS cycle time @ operation[ns]   `define  tRFCmin        70  // RAS cycle time @ auto refresh[ns]   `define  tRCDmin        20  // RAS to CAS delay[ns]   `define  tRASmin        50  // RAS active time[ns]   `define  tRASmax    100000  // RAS active time[ns]   `define  tRPmin         20  // RAS precharge time[ns]   `define  tRRDmin        20  // RAS to RAS bank active delay[ns]   `define  tCCDmin         1  // CAS to CAS delay[tCK]   `define  tWTLmin         0  // write command to data-in delay[tCK]   `define  tDPLmin         1  // data-in to precharge delay[tCK]   `define  tDALmin         3  // data-in to active command[tCK]   `define  tDQZmin         2  // DQM to data-out Hi-Z[tCK]   `define  tDQMmin         0  // DQM to data-in mask[tCK]   `define  tMRDmin         2  // MRS to new command[tCK]   `define  tPROZ3min       3  // precharge to data output Hi-Z(CL=3)[tCK]   `define  tPROZ2min       2  // precharge to data output Hi-Z(CL=2)[tCK]   `define  tPDEmin         1  // power down exit time[tCK]   `define  tSREmin         1  // self refresh exit time[tCK]   `define  tREFmax  64000000  // refresh time(64ms)[ns]`endif `ifdef SDR_S   `define  tCK3min        10  // system clock cycle time(CL=3)[ns]   `define  tCK3max      1000  // system clock cycle time(CL=3)[ns]   `define  tCK2min        12  // system clock cycle time(CL=2)[ns]   `define  tCK2max      1000  // system clock cycle time(CL=2)[ns]   `define  tCHWmin         3  // clock high pulse width[ns]   `define  tCLWmin         3  // clock low pulse width[ns]   `define  tAC3max         6  // access time from clock(CL=3)[ns]   `define  tAC2max         6  // access time from clock(CL=2)[ns]   `define  tOHmin          3  // data-out hold time[ns]   `define  tDSmin          2  // data-input setup time[ns]   `define  tDHmin          1  // data-input hold time[ns]   `define  tASmin          2  // address setup time[ns]   `define  tAHmin          1  // address hold time[ns]   `define  tCKSmin         2  // CKE setup time[ns]   `define  tCKHmin         1  // CKE hold time[ns]   `define  tCSmin          2  // command setup time[ns]   `define  tCHmin          1  // command hold time[ns]   `define  tOLZmin         1  // clock to data output in Low-Z time[ns]   `define  tOHZ3min        3  // clock to data output in Hi-Z time(CL=3)[ns]   `define  tOHZ3max        6  // clock to data output in Hi-Z time(CL=3)[ns]   `define  tOHZ2min        3  // clock to data output in Hi-Z time(CL=2)[ns]   `define  tOHZ2max        6  // clock to data output in Hi-Z time(CL=2)[ns]   `define  tRCmin         70  // RAS cycle time @ operation[ns]   `define  tRFCmin        70  // RAS cycle time @ auto refresh[ns]   `define  tRCDmin        20  // RAS to CAS delay[ns]   `define  tRASmin        50  // RAS active time[ns]   `define  tRASmax    100000  // RAS active time[ns]   `define  tRPmin         20  // RAS precharge time[ns]   `define  tRRDmin        20  // RAS to RAS bank active delay[ns]   `define  tCCDmin         1  // CAS to CAS delay[tCK]   `define  tWTLmin         0  // write command to data-in delay[tCK]   `define  tDPLmin         1  // data-in to precharge delay[tCK]   `define  tDALmin         3  // data-in to active command[tCK]   `define  tDQZmin         2  // DQM to data-out Hi-Z[tCK]   `define  tDQMmin         0  // DQM to data-in mask[tCK]   `define  tMRDmin         2  // MRS to new command[tCK]   `define  tPROZ3min       3  // precharge to data output Hi-Z(CL=3)[tCK]   `define  tPROZ2min       2  // precharge to data output Hi-Z(CL=2)[tCK]   `define  tPDEmin         1  // power down exit time[tCK]   `define  tSREmin         1  // self refresh exit time[tCK]   `define  tREFmax  64000000  // refresh time(64ms)[ns]`endif `ifdef SDR64Mx4   `define  data_bits        4 // number of data bit   `define  addr_bits       12 // number of external address bit   `define  col_bits        10 // number of column address bit   `define  bank_size  4194304 // bank depth : 2^(addr_bits + col_bits)   `define  HiZ           4'bz   module SDR(clk, cke, cs_n, ras_n, cas_n, we_n, ba, addr, dq, dqm);   input                  dqm;`endif`ifdef SDR64Mx8   `define  data_bits        8 // number of data bit   `define  addr_bits       12 // number of external address bit   `define  col_bits         9 // number of column address bit   `define  bank_size  2097152 // bank depth : 2^(addr_bits + col_bits)   `define  HiZ           8'bz   module SDR(clk, cke, cs_n, ras_n, cas_n, we_n, ba, addr, dq, dqm);   input                  dqm;`endif`ifdef SDR64Mx16   `define  data_bits       16 // number of data bit   `define  addr_bits       12 // number of external address bit   `define  col_bits         8 // number of column address bit   `define  bank_size  1048576 // bank depth : 2^(addr_bits + col_bits)   `define  HiZ          16'bz   module SDR(clk, cke, cs_n, ras_n, cas_n, we_n, ba, addr, dq, udqm, ldqm);   input                  udqm;   input                  ldqm;`endif`ifdef SDR128Mx4   `define  data_bits        4 // number of data bit   `define  addr_bits       12 // number of external address bit   `define  col_bits        11 // number of column address bit   `define  bank_size  8388608 // bank depth : 2^(addr_bits + col_bits)   `define  HiZ           4'bz   module SDR(clk, cke, cs_n, ras_n, cas_n, we_n, ba, addr, dq, dqm);   input                  dqm;`endif`ifdef SDR128Mx8   `define  data_bits        8 // number of data bit   `define  addr_bits       12 // number of external address bit   `define  col_bits        10 // number of column address bit   `define  bank_size  4194304 // bank depth : 2^(addr_bits + col_bits)   `define  HiZ           8'bz   module SDR(clk, cke, cs_n, ras_n, cas_n, we_n, ba, addr, dq, dqm);   input                  dqm;`endif`ifdef SDR128Mx16   `define  data_bits       16 // number of data bit   `define  addr_bits       12 // number of external address bit   `define  col_bits         9 // number of column address bit   `define  bank_size  2097152 // bank depth : 2^(addr_bits + col_bits)   `define  HiZ          16'bz   module SDR(clk, cke, cs_n, ras_n, cas_n, we_n, ba, addr, dq, udqm, ldqm);   input                  udqm;   input                  ldqm;`endifinput                  clk;input                  cke;input                  cs_n;input                  ras_n;input                  cas_n;input                  we_n;input            [1:0] ba;input [`addr_bits-1:0] addr;inout [`data_bits-1:0] dq;`ifdef VCS  // VCS Release 6.0`protectedeM@Ce6]G\G2O<Z^M-WMO9/=a86\G=19c9CAC=/MSEOZJLAXeT^&Q9a1c=QAX,=:=SI=7&PWH\F]7G6&)^#<bMT5&ePF8LNg#Q0JW#3N5[#H)=)Q/3,R./I7881TaLG\FDGId^gS2/[>/B>aEMT))^K#F=-SFYOSNM7XC^NaQST4^(;1>CdGc5\DK/FD-NDbI<f<87&&JG8\Hc=WW;VFcWWe:0O^IfS_<A+=J(W+S;EbY<Sf5Uc89@T+0>2A:2&Q0H3=>/=6IM&bdG9,A5Mb,-]^K2J<+6Q0(LKQK(H17@ENK_cW^^ZJ;Ld@@_/J@cTBM]\H(Tcg2&)_3.#Z)UIVA5E(CN&C,.Q&=<F.ELgXZ,#f;Z13af5]S)Ed:4cMN5JcGCKb/ST;fA?67UE7+P4PL3:2CY^cgQ<1=\IL5+D&I=IFSR?(4aQNPX4O?g&@1eS28ODJGc>5#1e2GJ+<4B9)2]@FJ;1I\OgfA3GO-Y2bfFFeA()DS05E4QZM\cg&LG=LNA6PWR(#>J0.SE)XBXg3=ELHc]&:1WQ2PWQ;ba//:e;SN3B.aQU./S:6=dZ74DQNBAXY\cJ>JYd7X:JKTec4Y\J96/EA3RaMP8T#S2QFFd9-e3CIeA8[gP2/]D_F:WAC&a?:^aEf\b3\8_5L[d8H.Q-.1c&a+7WHf-b1DL_PbS.4KHcW40P?@bCf40gX7W47d2;GdT_6H9#C;d?K]UF5+-ZVNI3Z^3Q0QYXJ4g)XMCH2ZON&5R:ZPH^;2\6I2O_S32gK1f?_8gc-BGFCBO?eN,)[:7gVLO=#8@WW(J1S1HIGN8Z)2-cY+Lf5:^8Y/-]R?>+3=5JHELfB/M1,9L(,&H-5B_&EIf/5J4\?Ac5F<X3E123d/R[YS:Df1JKNK=g8WUU>#1GG+1G?R,Z/7#f^)):6Vd1E?PXLU#=H0(.E:LEf5OP+D(a9@?d#8I?aS)Z+IP>DF_?_KYO2;?\b1g7(KOa4V^>gB/6aDBPe?TaUG.:VIeQ36SZ5g(DWRN5[,RT-a(KeYLO5XBgX\69K/7fHb[M&?9X:e?fc^&+-+S02X7Y8=65R:WU95gQfE#0.2c6\YHHNaAHDCX#O6U2S6&[\KgKaRf<[-<2E>UMOa<T6SKU_=Q/,4f.f.A3NAebf&E16<->>N\?)_cN/6:a0QY^^,9D_.NfN,#4+;#g>c(L[)3bWNO><0-H0b&V4QgQOB.?;OFIP)8-3.C+HX]+4MI[[IRS_O0^1_E1gRJ_Q8;1VL;4a8@g8&K/A;9P=LfD:FY5a?cW5LI2TL.U\<_-B]CT=Z7WT045W+-(<P3>U(#6/,IINeP<9OE>Y;OJ4/>Q?.5/U<V48f&PGB1#A?S42]VQSI/N?Y1W4N@;T=-V#J\1a=L\NOWM<7D><C(4KSLXeUM0&#TS_/Z-:&(_4LI<IPM)B;3T@eZ6U5QL-=B[3<=?A0Z#c1&AALF^M:YS6_7d]@L_?6+M/c>Q-YCR/B@;H&88>dK^bb07Ng-G\M0(_JPZI8T;<OaN&^8Id+\6)2BNc,1Ba0ZKBG1)=6XHBfBdX_LD(IU0fW4JdJFfC&BM+cGX)_)JC(ID[QKA,QEDIZK\>@[VL_RVf#JR)0O\5WBA+S652TK5,F<]G+WX?)@f&<<J?aPQf;5dW07G]=RS=S6(>IE?,=P<e:cJ^B#WY2?T,.H#LTaPNT&@N4dZ62W(]W4IbaF2c/92[LNQ>&Lce0C@A=Fe>B<@^K_@d4A(\PgCbPGX_^Pg;_a+\_Y3-G>A\X_J8gT]9E.aY2g02Hg9C=b[_(,&TKY/C>Z2d]K<NfCI23(40](FXa##G><_(\S(,YX,UKFcW/_ebAG;EJUH1J2]?EC_+WNU1e-K0WUB+HPIT,40IPJHF5ZXKWVIJ@f:<::UeNMMFR6<^O=@=HF/Z,ACJC\_AMOP1[IF:3OL,7I-72D7HYDV96cI6T=/dJ9S>NDD9(EQ3ZLBFF>@4QZZ2.eP^YeU/ID>&LSZP?:,;>ZLV1+9SP]TWX(2R4??^OCZD@cOR_#MRH(YTNM1b9e#_-S&;I]3;S.16=(EgC@(XVN-A3f,@ddgTG(G,7&>N49+CDfRT-UA/N>XDOf&.BGIUW\ddf^2[F>F.7HEFZ0G&=2WPB^8&1agA;[U441O4FJDQWU/W(\4@Z9Q_;HW<P:?b>U[F^8J5]A8cPcf9-B?,(QX6(cUMLSQ[bPXUVKGCab+YHJUIa@g4JTH0HPf,F_XcWY[IYP1?V&86-(TcSCTI_KO)d7^T850DBP.DWFXM46PFVIR569DS08HFV>c83[?T0[YfVDMG4^E6@I]H-_^FWT4eN>aKS\6U;E>);\_IS/D]X]6gM[b4C.8AUYFZ=)+SS@3Q/[QeM^,g)#gSO/b764K+#3A,_Y2a.F6>e\-5LGST4?A<22JF)U3M#V??D)5;V&T4(3Y[&D9g>91#e\1#W4gNL,PT=bR^H8#8AeR_8ZZ=U#UJWYf57b)&GO4#a)-268f^PeUVe1(]VcL.a)^T^fZ+aVFMgU6TKMJ5UHY(6QL[D#NYG?+68H&N&<M.]HN+D8U\]8.AVTP#0Zf>EbV#B00Y75A8J<d]N>gF&a7J@9NKW&#6A5-<1[=BW:cURZZ^L.cDBTfAcCE=5J@(bc9(8d2>6WLc(FR=T/98cA\G]UEPZEY-a;Ac]).=5QD8FM]7_#\\Z7eY;YBZ7D#Y>;Td@OA8.b)(0Y?V&CTLJW@J&QO^7ZaK[-VN+;^1_TIQOUf6/T^[a[,VPU]\4=I3X?Q_?=^9J3GPKMdb=X4++SJ,dbTfPHV2N>:[#KKd>V^O_+M3Gb5TQ?3,c(J?-?:UFN9bYe8HOCEX[7\0\(4dR0;7>/FXKB45Q51C)<-f:0<QUC&B6N&6e.ZDZNNM9EQ:7(H+T<TWg57[V2HYcTJ^RMdfL,CT22SO);/7QD=EQWATc__7]>+5E(E.6;W)O0J@;NP<8#IB8.KJ8=,5/,KQe-H,M>OLc\;B9J30<>)Y9ICQ-:&C[<Qb>GYg99]-C6+#Z=f2]0(fKZA,3fP7)R41&@I0f@JU(:Y<Y/NB<,5bI1JV]P5\>FIc:THME>E^B70).X?De+P+ff-COB2e<KNP=:HE\2SX6g-#-(9dW_/0_5c(FDTI9.9,6_Xe4U&Y(4G_>E&aDC<7]C:^d/3^WDgLf2H.?>M7d>WN-W^7?XcBeA,V&9US6[\B7Q,a(A_HfG-+A\.ZGE:a5<Z0H48bM9[7b5eCDQU.PI1S+3AgBA8Te@)+OS+F_gLbH]1_R2fJV#b6>ZH31;PVBB]Id_G@]cS)5&Q0dV:6BeUAZA_,J2J#Sa4Z+3B=JZf(3:(>JG)+bN\-@/P/N<Z1RRP32:#_\HgZ,&L<^;/?#(d2IA)7)E+1AKCSO-^Y=>Sb?a=g:UYL@47,_6@83W_U70;5Q&eIB8gH6e]^U8TFJVIQIBd>8b,-1+H,7E&0ee-,(bY^?X5=S:PDY[5PfHIE:N[;RCfOL18DKIC2M,V\EKH[@^C]WA9+.1<NBNY>G.0OIN3.]>=dMYXTXPOCBRX6+1:?>,RMEM=.@,@e)&YME@,aJ#_Ud5K^[)K0,+WO8/TB7XA&7=NQe<]a)9P(OYGK?MT\T^&QLO#9M]Q/Z#TBI_URcVU3,[g>IYX:+(=7QZedQd?GdZX.?SZBOC?GJ1&W>L3^R2[T(LaND:bM^@LO-1+)dXa&FB,]D>XH#<(#C-^P4c2\e