亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

? 歡迎來到蟲蟲下載站！ | ?? 資源下載 ?? 資源專輯 ?? 關于我們
? 蟲蟲下載站

?? uart_regs.fit.eqn

?? UART串行通訊FPGA實現
?? EQN
?? 第 1 頁 / 共 5 頁
字號: 
--E4_safe_q[3] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X27_Y27_N3
--operation mode is normal

E4_safe_q[3]_lut_out = E4_safe_q[3] $ (E4L71 & J1L2);
E4_safe_q[3] = DFFEA(E4_safe_q[3]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );


--E4_safe_q[2] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X27_Y27_N2
--operation mode is arithmetic

E4_safe_q[2]_lut_out = E4_safe_q[2] $ (J1L2 & !E4L41);
E4_safe_q[2] = DFFEA(E4_safe_q[2]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E4L71 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X27_Y27_N2
--operation mode is arithmetic

E4L71_cout_0 = E4_safe_q[2] & !E4L41;
E4L71 = CARRY(E4L71_cout_0);

--E4L81 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X27_Y27_N2
--operation mode is arithmetic

E4L81_cout_1 = E4_safe_q[2] & !E4L51;
E4L81 = CARRY(E4L81_cout_1);


--E4_safe_q[1] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X27_Y27_N1
--operation mode is arithmetic

E4_safe_q[1]_lut_out = E4_safe_q[1] $ (J1L2 & E4L11);
E4_safe_q[1] = DFFEA(E4_safe_q[1]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E4L41 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X27_Y27_N1
--operation mode is arithmetic

E4L41_cout_0 = !E4L11 # !E4_safe_q[1];
E4L41 = CARRY(E4L41_cout_0);

--E4L51 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X27_Y27_N1
--operation mode is arithmetic

E4L51_cout_1 = !E4L21 # !E4_safe_q[1];
E4L51 = CARRY(E4L51_cout_1);


--E4_safe_q[0] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X27_Y27_N0
--operation mode is arithmetic

E4_safe_q[0]_lut_out = E4_safe_q[0] $ J1L2;
E4_safe_q[0] = DFFEA(E4_safe_q[0]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E4L11 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X27_Y27_N0
--operation mode is arithmetic

E4L11_cout_0 = E4_safe_q[0];
E4L11 = CARRY(E4L11_cout_0);

--E4L21 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X27_Y27_N0
--operation mode is arithmetic

E4L21_cout_1 = E4_safe_q[0];
E4L21 = CARRY(E4L21_cout_1);


--E3_safe_q[3] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X27_Y27_N8
--operation mode is normal

E3_safe_q[3]_lut_out = E3_safe_q[3] $ (E3L71 & J1L1);
E3_safe_q[3] = DFFEA(E3_safe_q[3]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );


--E3_safe_q[2] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X27_Y27_N7
--operation mode is arithmetic

E3_safe_q[2]_lut_out = E3_safe_q[2] $ (J1L1 & !E3L41);
E3_safe_q[2] = DFFEA(E3_safe_q[2]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E3L71 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X27_Y27_N7
--operation mode is arithmetic

E3L71_cout_0 = E3_safe_q[2] & !E3L41;
E3L71 = CARRY(E3L71_cout_0);

--E3L81 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X27_Y27_N7
--operation mode is arithmetic

E3L81_cout_1 = E3_safe_q[2] & !E3L51;
E3L81 = CARRY(E3L81_cout_1);


--E3_safe_q[1] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X27_Y27_N6
--operation mode is arithmetic

E3_safe_q[1]_lut_out = E3_safe_q[1] $ (J1L1 & E3L11);
E3_safe_q[1] = DFFEA(E3_safe_q[1]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E3L41 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X27_Y27_N6
--operation mode is arithmetic

E3L41_cout_0 = !E3L11 # !E3_safe_q[1];
E3L41 = CARRY(E3L41_cout_0);

--E3L51 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X27_Y27_N6
--operation mode is arithmetic

E3L51_cout_1 = !E3L21 # !E3_safe_q[1];
E3L51 = CARRY(E3L51_cout_1);


--E3_safe_q[0] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X27_Y27_N5
--operation mode is arithmetic

E3_safe_q[0]_lut_out = E3_safe_q[0] $ J1L1;
E3_safe_q[0] = DFFEA(E3_safe_q[0]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E3L11 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X27_Y27_N5
--operation mode is arithmetic

E3L11_cout_0 = E3_safe_q[0];
E3L11 = CARRY(E3L11_cout_0);

--E3L21 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X27_Y27_N5
--operation mode is arithmetic

E3L21_cout_1 = E3_safe_q[0];
E3L21 = CARRY(E3L21_cout_1);


--M1_q_b[0] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[0] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[0] = M1_q_b[0]_PORT_B_data_out[0];

--M1_q_b[9] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[9] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[9] = M1_q_b[0]_PORT_B_data_out[9];

--M1_q_b[8] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[8] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[8] = M1_q_b[0]_PORT_B_data_out[8];

--M1_q_b[7] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[7] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[7] = M1_q_b[0]_PORT_B_data_out[7];

--M1_q_b[6] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[6] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[6] = M1_q_b[0]_PORT_B_data_out[6];

--M1_q_b[5] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[5] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[5] = M1_q_b[0]_PORT_B_data_out[5];

--M1_q_b[4] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[4] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[4] = M1_q_b[0]_PORT_B_data_out[4];

--M1_q_b[3] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[3] at M512_X26_Y27

?? 快捷鍵說明

復制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號 Ctrl + =
減小字號 Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频
99在线视频精品| 日韩精品每日更新| 亚洲国产一区视频| 99re这里只有精品首页| 国产精品久久久久久户外露出| 欧美中文字幕不卡| 成人午夜在线视频| 成人精品国产一区二区4080| 午夜精品一区二区三区电影天堂| 久久综合九色综合97_久久久| 欧美色涩在线第一页| 盗摄精品av一区二区三区| 日韩电影在线观看网站| 亚洲日本青草视频在线怡红院 | 国产高清久久久| 亚洲综合一区二区| 国产精品视频九色porn| 久久欧美中文字幕| 福利一区福利二区| 国产呦萝稀缺另类资源| 免费观看30秒视频久久| 亚洲无人区一区| 亚洲综合一区二区三区| 亚洲欧美另类久久久精品| 国产女人aaa级久久久级| 欧美大尺度电影在线| 91麻豆精品国产综合久久久久久| 欧美亚洲综合在线| 99久久综合精品| av不卡一区二区三区| 成人性色生活片免费看爆迷你毛片| 中文字幕一区二区不卡| 国产欧美精品日韩区二区麻豆天美| 欧美成人一区二区三区| 日韩一区二区影院| 欧美mv日韩mv国产网站app| 日韩欧美精品在线| 精品国产成人在线影院| 久久午夜免费电影| 久久久久国产一区二区三区四区 | 亚洲欧洲日产国码二区| 欧美国产欧美综合| 国产精品午夜春色av| 国产精品不卡在线观看| 亚洲欧美另类久久久精品2019| 亚洲精品成人精品456| 亚洲电影视频在线| 日本怡春院一区二区| 免费高清成人在线| 国产成人综合网站| 99国产一区二区三精品乱码| 色av成人天堂桃色av| 在线影院国内精品| 日韩欧美一卡二卡| 国产情人综合久久777777| 国产精品素人一区二区| 一区二区三区波多野结衣在线观看| 美女视频网站久久| 国产一二三精品| 成人性视频网站| 欧美少妇性性性| 欧美成人猛片aaaaaaa| 国产欧美va欧美不卡在线| 久久亚洲综合色一区二区三区| 国产日韩欧美综合在线| 国产精品麻豆一区二区| 欧美bbbbb| 免费亚洲电影在线| 国内精品免费**视频| 欧美精品一区二区三区很污很色的 | 在线精品视频小说1| 91丝袜美女网| 8v天堂国产在线一区二区| 久久亚洲免费视频| 亚洲精品日产精品乱码不卡| 日本三级韩国三级欧美三级| 国产精品欧美一级免费| 亚洲电影在线免费观看| 国产精品综合网| 欧美伊人久久久久久久久影院| 精品毛片乱码1区2区3区| 亚洲欧美综合色| 蜜桃av噜噜一区| 91美女片黄在线观看| 精品电影一区二区| 一二三区精品福利视频| 国产麻豆精品在线观看| 欧美日韩精品免费| 中文字幕中文字幕一区| 国产女同性恋一区二区| 日韩高清欧美激情| 欧美精品粉嫩高潮一区二区| 国产婷婷色一区二区三区四区| 午夜精品福利一区二区蜜股av | 免费观看久久久4p| 色综合 综合色| 久久精品水蜜桃av综合天堂| 亚洲制服欧美中文字幕中文字幕| 国产精品一卡二卡在线观看| 91精品国产全国免费观看| 自拍av一区二区三区| 极品少妇一区二区| 91超碰这里只有精品国产| 日韩毛片精品高清免费| 国精产品一区一区三区mba桃花 | 中文字幕在线观看不卡| 国模一区二区三区白浆| 欧美精品日韩一区| 亚洲女人****多毛耸耸8| 国产精品资源网站| 日韩天堂在线观看| 亚洲一区二区三区四区在线| caoporm超碰国产精品| 欧美麻豆精品久久久久久| 亚洲天堂av一区| 欧美偷拍一区二区| 久久国产精品99久久人人澡| 欧美精品乱码久久久久久| 亚洲视频在线观看一区| 91社区在线播放| |精品福利一区二区三区| 国产超碰在线一区| 国产欧美日韩精品在线| 色综合天天综合狠狠| 久久综合狠狠综合久久激情| 91豆麻精品91久久久久久| 国产精品免费网站在线观看| 狠狠色丁香婷婷综合| 欧美一区二区三区精品| 日韩一区二区三区电影 | 精品国产成人系列| 日本va欧美va欧美va精品| 狠狠色丁香婷综合久久| 日韩久久久久久| 精品一区二区日韩| 精品国产乱码久久久久久免费| 日韩av中文在线观看| 日韩一区二区高清| 蜜桃久久久久久久| 精品国产伦一区二区三区观看体验| 美女一区二区三区| 久久综合色婷婷| 国产成人精品网址| 国产精品激情偷乱一区二区∴| 成人美女视频在线看| 国产精品进线69影院| 一本大道av伊人久久综合| 综合久久久久综合| 91久久免费观看| 亚洲丰满少妇videoshd| 欧美中文字幕不卡| 免费在线观看视频一区| 精品国产髙清在线看国产毛片| 国产综合色产在线精品| 国产精品素人一区二区| 99精品国产热久久91蜜凸| 亚洲成人动漫av| 精品国产乱码久久久久久图片| 豆国产96在线|亚洲| 亚洲私人影院在线观看| 欧美乱妇一区二区三区不卡视频| 伦理电影国产精品| 欧美国产精品v| 日本高清不卡视频| 日韩**一区毛片| 国产欧美一区二区精品久导航| 99久久久久久99| 日韩电影在线观看一区| 国产日韩欧美电影| 在线观看日产精品| 美女视频黄久久| 国产精品国产自产拍在线| 欧美日韩成人综合天天影院| 九九久久精品视频| 一区二区三区在线视频免费观看| 欧美精品久久99久久在免费线| 精品在线一区二区| 最近日韩中文字幕| 精品久久国产字幕高潮| 99久久精品情趣| 七七婷婷婷婷精品国产| 欧美国产精品一区二区三区| 97se亚洲国产综合在线| 欧美日本一区二区在线观看| 欧美一区二区视频网站| 日韩激情中文字幕| 国产成人午夜电影网| 色婷婷精品久久二区二区蜜臀av| 欧美日韩综合在线| 精品动漫一区二区三区在线观看| 久久久99免费| 亚洲精品欧美专区| 看电影不卡的网站| 99re6这里只有精品视频在线观看| 色综合久久66| 国产片一区二区三区| 麻豆一区二区三区| 91蜜桃传媒精品久久久一区二区| 五月天一区二区| 国产精品久久久久三级|