亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

? 歡迎來到蟲蟲下載站！ | ?? 資源下載 ?? 資源專輯 ?? 關于我們
? 蟲蟲下載站

?? uart_regs.fit.eqn

?? UART串行通訊FPGA實現
?? EQN
?? 第 1 頁 / 共 5 頁
字號: 
--E4_safe_q[3] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X27_Y27_N3
--operation mode is normal

E4_safe_q[3]_lut_out = E4_safe_q[3] $ (E4L71 & J1L2);
E4_safe_q[3] = DFFEA(E4_safe_q[3]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );


--E4_safe_q[2] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X27_Y27_N2
--operation mode is arithmetic

E4_safe_q[2]_lut_out = E4_safe_q[2] $ (J1L2 & !E4L41);
E4_safe_q[2] = DFFEA(E4_safe_q[2]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E4L71 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X27_Y27_N2
--operation mode is arithmetic

E4L71_cout_0 = E4_safe_q[2] & !E4L41;
E4L71 = CARRY(E4L71_cout_0);

--E4L81 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X27_Y27_N2
--operation mode is arithmetic

E4L81_cout_1 = E4_safe_q[2] & !E4L51;
E4L81 = CARRY(E4L81_cout_1);


--E4_safe_q[1] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X27_Y27_N1
--operation mode is arithmetic

E4_safe_q[1]_lut_out = E4_safe_q[1] $ (J1L2 & E4L11);
E4_safe_q[1] = DFFEA(E4_safe_q[1]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E4L41 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X27_Y27_N1
--operation mode is arithmetic

E4L41_cout_0 = !E4L11 # !E4_safe_q[1];
E4L41 = CARRY(E4L41_cout_0);

--E4L51 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X27_Y27_N1
--operation mode is arithmetic

E4L51_cout_1 = !E4L21 # !E4_safe_q[1];
E4L51 = CARRY(E4L51_cout_1);


--E4_safe_q[0] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X27_Y27_N0
--operation mode is arithmetic

E4_safe_q[0]_lut_out = E4_safe_q[0] $ J1L2;
E4_safe_q[0] = DFFEA(E4_safe_q[0]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E4L11 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X27_Y27_N0
--operation mode is arithmetic

E4L11_cout_0 = E4_safe_q[0];
E4L11 = CARRY(E4L11_cout_0);

--E4L21 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:wr_ptr|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X27_Y27_N0
--operation mode is arithmetic

E4L21_cout_1 = E4_safe_q[0];
E4L21 = CARRY(E4L21_cout_1);


--E3_safe_q[3] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X27_Y27_N8
--operation mode is normal

E3_safe_q[3]_lut_out = E3_safe_q[3] $ (E3L71 & J1L1);
E3_safe_q[3] = DFFEA(E3_safe_q[3]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );


--E3_safe_q[2] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X27_Y27_N7
--operation mode is arithmetic

E3_safe_q[2]_lut_out = E3_safe_q[2] $ (J1L1 & !E3L41);
E3_safe_q[2] = DFFEA(E3_safe_q[2]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E3L71 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X27_Y27_N7
--operation mode is arithmetic

E3L71_cout_0 = E3_safe_q[2] & !E3L41;
E3L71 = CARRY(E3L71_cout_0);

--E3L81 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X27_Y27_N7
--operation mode is arithmetic

E3L81_cout_1 = E3_safe_q[2] & !E3L51;
E3L81 = CARRY(E3L81_cout_1);


--E3_safe_q[1] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X27_Y27_N6
--operation mode is arithmetic

E3_safe_q[1]_lut_out = E3_safe_q[1] $ (J1L1 & E3L11);
E3_safe_q[1] = DFFEA(E3_safe_q[1]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E3L41 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X27_Y27_N6
--operation mode is arithmetic

E3L41_cout_0 = !E3L11 # !E3_safe_q[1];
E3L41 = CARRY(E3L41_cout_0);

--E3L51 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X27_Y27_N6
--operation mode is arithmetic

E3L51_cout_1 = !E3L21 # !E3_safe_q[1];
E3L51 = CARRY(E3L51_cout_1);


--E3_safe_q[0] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X27_Y27_N5
--operation mode is arithmetic

E3_safe_q[0]_lut_out = E3_safe_q[0] $ J1L1;
E3_safe_q[0] = DFFEA(E3_safe_q[0]_lut_out, GLOBAL(clk), !GLOBAL(C1L96), , , , );

--E3L11 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X27_Y27_N5
--operation mode is arithmetic

E3L11_cout_0 = E3_safe_q[0];
E3L11 = CARRY(E3L11_cout_0);

--E3L21 is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|lpm_counter:rd_ptr_count|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X27_Y27_N5
--operation mode is arithmetic

E3L21_cout_1 = E3_safe_q[0];
E3L21 = CARRY(E3L21_cout_1);


--M1_q_b[0] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[0] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[0] = M1_q_b[0]_PORT_B_data_out[0];

--M1_q_b[9] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[9] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[9] = M1_q_b[0]_PORT_B_data_out[9];

--M1_q_b[8] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[8] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[8] = M1_q_b[0]_PORT_B_data_out[8];

--M1_q_b[7] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[7] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[7] = M1_q_b[0]_PORT_B_data_out[7];

--M1_q_b[6] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[6] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[6] = M1_q_b[0]_PORT_B_data_out[6];

--M1_q_b[5] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[5] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[5] = M1_q_b[0]_PORT_B_data_out[5];

--M1_q_b[4] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[4] at M512_X26_Y27
M1_q_b[0]_PORT_A_data_in = BUS(C1_rf_data_in[0], C1_rf_data_in[1], C1_rf_data_in[2], C1_rf_data_in[3], C1_rf_data_in[4], C1_rf_data_in[5], C1_rf_data_in[6], C1_rf_data_in[7], C1_rf_data_in[8], C1_rf_data_in[9]);
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_A_address = BUS(E4_safe_q[0], E4_safe_q[1], E4_safe_q[2], E4_safe_q[3]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_address = BUS(E3_safe_q[0], E3_safe_q[1], E3_safe_q[2], E3_safe_q[3]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_PORT_A_write_enable = J1L2;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , );
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , M1_q_b[0]_clock_enable_1);
M1_q_b[0]_clock_0 = GLOBAL(clk);
M1_q_b[0]_clock_1 = GLOBAL(clk);
M1_q_b[0]_clock_enable_1 = J1L1;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, , M1_q_b[0]_clock_enable_1, , );
M1_q_b[4] = M1_q_b[0]_PORT_B_data_out[4];

--M1_q_b[3] is uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[3] at M512_X26_Y27

?? 快捷鍵說明

復制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號 Ctrl + =
減小字號 Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频
欧美一级黄色录像| 国产日韩欧美精品一区| 国产高清不卡一区| 亚洲一区二区欧美日韩| 国产亚洲va综合人人澡精品| 欧美性生活久久| 国产成人久久精品77777最新版本 国产成人鲁色资源国产91色综 | 欧美日韩三级在线| 成人黄色777网| 激情伊人五月天久久综合| 亚洲一区二区欧美日韩| 国产精品美女久久久久aⅴ国产馆 国产精品美女久久久久av爽李琼 国产精品美女久久久久高潮 | 大胆亚洲人体视频| 亚洲一区二区在线观看视频| 国产精品国产三级国产aⅴ原创 | 中文字幕五月欧美| 精品国产一二三区| 欧美电影一区二区三区| 色哟哟国产精品| av欧美精品.com| 国产高清久久久| 麻豆中文一区二区| 成人性生交大片免费看视频在线| 九九视频精品免费| 免费视频一区二区| 日韩国产精品久久久| 亚洲一区中文日韩| 亚洲精品免费在线观看| 亚洲精品乱码久久久久久久久| 国产女主播在线一区二区| 精品久久久久一区二区国产| 欧美一级免费大片| 欧美一区二区三区的| 欧美日韩mp4| 欧美日产国产精品| 777a∨成人精品桃花网| 欧美电影一区二区三区| 69久久夜色精品国产69蝌蚪网| 欧美日韩免费视频| 欧美日韩国产美女| 欧美美女直播网站| 欧美日韩一卡二卡| 欧美日韩国产首页| 日韩欧美一区二区在线视频| 91精品国产综合久久小美女| 日韩三级中文字幕| 亚洲精品一区二区三区香蕉| 久久久久久久久久久电影| 久久综合狠狠综合久久激情| 欧美高清在线一区二区| 中日韩av电影| 亚洲精品视频在线看| 亚洲一区在线看| 男女男精品视频网| 国产一区二区福利| 99久久综合狠狠综合久久| 99国产欧美另类久久久精品| 在线视频综合导航| 在线不卡的av| wwwwww.欧美系列| 国产精品视频你懂的| 亚洲女与黑人做爰| 午夜av区久久| 国产在线视视频有精品| 福利一区在线观看| 欧美无砖砖区免费| 精品乱码亚洲一区二区不卡| 国产精品进线69影院| 亚洲高清视频的网址| 九九视频精品免费| 91在线播放网址| 4438x成人网最大色成网站| 久久亚洲精品小早川怜子| 亚洲视频精选在线| 六月婷婷色综合| 成人综合在线网站| 欧美日韩国产影片| 欧美极品少妇xxxxⅹ高跟鞋| 亚洲午夜久久久久久久久电影院| 精品在线播放免费| 91啪亚洲精品| 欧美成人精品高清在线播放 | 亚洲午夜三级在线| 国产在线国偷精品免费看| 99精品欧美一区二区蜜桃免费| 欧美久久久影院| 国产目拍亚洲精品99久久精品| 一区二区三区欧美| 国产一区二区按摩在线观看| 欧美丝袜自拍制服另类| 26uuu久久天堂性欧美| 洋洋成人永久网站入口| 国产精品正在播放| 欧美精品第一页| 国产欧美精品一区二区三区四区| 亚洲午夜影视影院在线观看| 国产精品99久久久久| 欧美日韩国产经典色站一区二区三区| 国产午夜精品美女毛片视频| 天堂影院一区二区| 一本一本久久a久久精品综合麻豆| 日韩久久精品一区| 亚洲免费观看在线观看| 国产一区二区三区高清播放| 欧美精品高清视频| 亚洲免费观看高清完整版在线观看 | 日韩午夜电影在线观看| 亚洲自拍偷拍欧美| 成人夜色视频网站在线观看| 欧美不卡视频一区| 丝袜美腿亚洲综合| 欧美亚洲国产一卡| 国产精品丝袜91| 精品午夜一区二区三区在线观看| 在线亚洲一区观看| 亚洲欧美一区二区久久 | av成人免费在线| 国产欧美精品区一区二区三区| 老鸭窝一区二区久久精品| 欧美日韩精品福利| 亚洲丶国产丶欧美一区二区三区| 99re这里都是精品| 国产精品国产自产拍高清av | 久久超碰97中文字幕| 在线播放/欧美激情| 亚洲成人资源网| 欧洲视频一区二区| 亚洲一区二区欧美日韩| 在线亚洲免费视频| 亚洲一区二区中文在线| 在线观看一区不卡| 亚洲电影在线播放| 欧美日韩精品综合在线| 亚洲a一区二区| 欧美精选一区二区| 麻豆91免费观看| 26uuu另类欧美亚洲曰本| 国产一区三区三区| 国产日韩欧美不卡在线| 国产成人午夜电影网| 久久久久久久网| 国产一本一道久久香蕉| 国产三级精品三级在线专区| 成人理论电影网| 亚洲欧美一区二区在线观看| 色综合色狠狠综合色| 亚洲综合色婷婷| 91精品国产综合久久精品性色| 日韩av不卡一区二区| 欧美成人三级电影在线| 国产成人无遮挡在线视频| 国产精品午夜久久| 一本久道久久综合中文字幕| 亚洲国产另类av| 日韩美女在线视频 | 欧美一区二区国产| 国产精品自拍三区| 国产精品久久一级| 欧美色男人天堂| 麻豆成人久久精品二区三区红| 国产亚洲欧美日韩俺去了| av一区二区久久| 亚洲观看高清完整版在线观看| 日韩午夜在线播放| 日韩欧美高清在线| 成人免费高清视频| 亚洲图片自拍偷拍| 精品久久久久久无| av电影天堂一区二区在线| 五月婷婷综合网| 亚洲精品在线观看网站| 一本一道综合狠狠老| 免费成人在线影院| 国产精品视频线看| 91麻豆精品国产自产在线| 国产91精品一区二区麻豆网站| 亚洲一区二区欧美| 国产亚洲一区二区三区四区 | 99久精品国产| 日本不卡视频在线| 国产精品久久久久久亚洲伦 | 不卡电影免费在线播放一区| 午夜影视日本亚洲欧洲精品| 国产三级一区二区三区| 在线看日韩精品电影| 国产又黄又大久久| 亚洲成精国产精品女| 国产精品天天摸av网| 欧美一级一区二区| 在线观看免费一区| 丰满少妇在线播放bd日韩电影| 日韩精品亚洲专区| 亚洲男人都懂的| 欧美国产视频在线| 精品久久久久久亚洲综合网| 欧美性大战久久久久久久| 国产成人福利片| 麻豆国产精品官网| 亚洲18女电影在线观看| 国产精品不卡在线|