?? csc_top.par
字號:
Release 4.2.03i - Par E.38Copyright (c) 1995-2001 Xilinx, Inc. All rights reserved.Fri Aug 02 15:12:23 2002par -w -detail -l 5 csc_top_map.ncd csc_top.ncd csc_top.pcfConstraints file: csc_top.pcfLoading design for application par from file csc_top_map.ncd. "csc_top" is an NCD, version 2.37, device xc2s30, package tq144, speed -5Loading device for application par from file '2s30.nph' in environment C:/ISE42.Device speed data version: PRELIMINARY 1.23 2001-12-19.Device utilization summary: Number of External GCLKIOBs 1 out of 4 25% Number of External IOBs 62 out of 92 67% Number of LOCed External IOBs 0 out of 62 0% Number of SLICEs 173 out of 432 40% Number of GCLKs 1 out of 4 25%Overall effort level (-ol): 5 (set by user)Placer effort level (-pl): 5 (default)Placer cost table entry (-t): 1Router effort level (-rl): 5 (default)Extra effort level (-xe): 1 (default)Starting initial Timing Analysis. REAL time: 0 secs Finished initial Timing Analysis. REAL time: 2 secs Starting initial Placement phase. REAL time: 2 secs Finished initial Placement phase. REAL time: 2 secs Starting the placer. REAL time: 2 secs Placement pass 1 .Placer score = 33150Placement pass 2 ...Placer score = 33295Optimizing ... Placer score = 32755Placer score = 32680Placer score = 32650Placer score = 32695Placer score = 32635Placer score = 32680Placer score = 32650Placer score = 32740Placer score = 32710Placer score = 32620Placer score = 32620Placer score = 32665Placer score = 32650Placer score = 32665Placer score = 32635Placer stage completed in real time: 3 secs Optimizing ... Placer score = 29725Placer completed in real time: 3 secs Dumping design to file csc_top.ncd.Total REAL time to Placer completion: 3 secs Total CPU time to Placer completion: 2 secs 0 connection(s) routed; 1267 unrouted active, 24 unrouted PWR/GND.Starting router resource preassignmentCompleted router resource preassignment. REAL time: 4 secs Starting iterative routing. Routing active signals.......End of iteration 1 1291 successful; 0 unrouted; (0) REAL time: 5 secs Constraints are met. Total REAL time: 5 secs Total CPU time: 4 secs End of route. 1291 routed (100.00%); 0 unrouted.No errors found. Completely routed. Total REAL time to Router completion: 6 secs Total CPU time to Router completion: 4 secs Generating PAR statistics. The Delay Summary Report The Score for this design is: 269The Number of signals not completely routed for this design is: 0 The Average Connection Delay for this design is: 1.917 ns The Maximum Pin Delay is: 7.241 ns The Average Connection Delay on the 10 Worst Nets is: 3.874 ns Listing Pin Delays by value: (ns) d < 1.00 < d < 2.00 < d < 3.00 < d < 4.00 < d < 8.00 d >= 8.00 --------- --------- --------- --------- --------- --------- 392 439 190 128 142 0Timing Score: 0Asterisk (*) preceding a constraint indicates it was not met.-------------------------------------------------------------------------------- Constraint | Requested | Actual | Logic | | | Levels-------------------------------------------------------------------------------- NET "Clock_ibuf/IBUFG" PERIOD = 12.500 n | 12.500ns | 10.698ns | 10 S HIGH 50.000000 % | | | -------------------------------------------------------------------------------- OFFSET = IN 9.500 nS BEFORE COMP "Clock" | 9.500ns | 7.553ns | 3 -------------------------------------------------------------------------------- OFFSET = OUT 9.500 nS AFTER COMP "Clock" | 9.500ns | 7.620ns | 1 --------------------------------------------------------------------------------All constraints were met.Dumping design to file csc_top.ncd.All signals are completely routed.Total REAL time to PAR completion: 6 secs Total CPU time to PAR completion: 5 secs Placement: Completed - No errors found.Routing: Completed - No errors found.Timing: Completed - No errors found.PAR done.
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -