?? hdl.var
字號:
#*****************************************************************************# NCSIM hdl.var template *#*****************************************************************************#This file allows commonly used tool setups to be invoked automatically.#All the switches may be alternatively specifed on the command line.#reference the tool installation hdl.var - DO NOT REMOVEINCLUDE $CDS_INST_DIR/tools/inca/files/hdl.var# These are default settings for NCVLOG, NCVHDL, NCELAB, NCSIM# See below for commonly used switches.DEFINE NCVLOGOPTS -NOCOPYRIGHT -UPDATEDEFINE NCVHDLOPTS -NOCOPYRIGHT -UPDATEDEFINE NCELABOPTS -NOCOPYRIGHT DEFINE NCSIMOPTS -NOCOPYRIGHT -NOKEY -STATUS#Maps the work library to a logical library. #This library will contain the compiled design units#Can be overriden on the command line with -work <library>DEFINE WORK work# Define valid Verilog file extensionsDEFINE VERILOG_SUFFIX (.v, .vr, .vb, .vg) # Define valid VHDL file extensionsDEFINE VHDL_SUFFIX (.vhd, .vhdl)
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -