?? uart_tb_tff.udo
字號:
-- ispLEVER Verilog Functional Simulation Template: uart_tb_tff.udo.
-- You may edit this file to control your simulation.
-- You may specify your design unit.
-- You may specify your waveforms.
add wave *
-- You may specify your simulation run time.
run 1000 ns
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -