/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used             *
*     solely for design, simulation, implementation and creation of            *
*     design files limited to Xilinx devices or technologies. Use              *
*     with non-Xilinx devices or technologies is expressly prohibited          *
*     and immediately terminates your license.                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"            *
*     SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR                  *
*     XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION          *
*     AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION              *
*     OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS                *
*     IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,                  *
*     AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE         *
*     FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY                 *
*     WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE                  *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS          *
*     FOR A PARTICULAR PURPOSE.                                                *
*                                                                              *
*     Xilinx products are not intended for use in life support                 *
*     appliances, devices, or systems. Use in such applications are            *
*     expressly prohibited.                                                    *
*                                                                              *
*     (c) Copyright 1995-2006 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// The synopsys directives "translate_off/translate_on" specified below are
// supported by XST, FPGA Compiler II, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

// You must compile the wrapper file fft_2s.v when simulating
// the core, fft_2s. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

`timescale 1ns/1ps

module fft_2s(
	clk,
	ce,
	reset,
	start,
	fwd_inv,
	mrd,
	mwr,
	xn_re,
	xn_im,
	ovflo,
	done,
	edone,
	busy,
	xk_re,
	xk_im);


input clk;
input ce;
input reset;
input start;
input fwd_inv;
input mrd;
input mwr;
input [7 : 0] xn_re;
input [7 : 0] xn_im;
output ovflo;
output done;
output edone;
output busy;
output [7 : 0] xk_re;
output [7 : 0] xk_im;

// synopsys translate_off

      VFFT32_V3_0 #(
		8,	// butterfly_precision
		0,	// c_family_int
		"block_mem",	// data_memory
		3,	// memory_architecture
		0,	// mult_type
		8,	// phase_factor_precision
		"fft_2s_mem1.mif",	// scaling_schedule_mem1
		"fft_2s_mem2.mif")	// scaling_schedule_mem2
	inst (
		.CLK(clk),
		.CE(ce),
		.RESET(reset),
		.START(start),
		.FWD_INV(fwd_inv),
		.MRD(mrd),
		.MWR(mwr),
		.XN_RE(xn_re),
		.XN_IM(xn_im),
		.OVFLO(ovflo),
		.DONE(done),
		.EDONE(edone),
		.BUSY(busy),
		.XK_RE(xk_re),
		.XK_IM(xk_im),
		.IO(),
		.EIO());


// synopsys translate_on

// FPGA Express black box declaration
// synopsys attribute fpga_dont_touch "true"
// synthesis attribute fpga_dont_touch of fft_2s is "true"

// XST black box declaration
// box_type "black_box"
// synthesis attribute box_type of fft_2s is "black_box"

endmodule