Classic Timing Analyzer report for signal
Sat Jun 07 13:50:37 2008
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 18.132 ns                        ; codekey[5]          ; signal_gene:si|k[0]       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.693 ns                        ; key:ke|en[5]        ; dataout[2]                ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.994 ns                        ; codekey[6]          ; dataout[2]                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.445 ns                        ; codekey[0]          ; signal_gene:si|address[7] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 139.80 MHz ( period = 7.153 ns ) ; signal_gene:si|m[1] ; signal_gene:si|address[8] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP1C3T144C6        ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;