prop_270_val"true"sprop_271_namePROP_SynthLogicalShifterExtractsprop_271_val"true"sprop_272_namePROP_xilxSynthRegBalancingsprop_272_val"No"sprop_273_namePROP_xstPackIORegistersprop_273_val"Auto"sprop_274_namePROP_xstSlicePackingsprop_274_val"true"sprop_275_namePROP_xstTristate2Logicsprop_275_val"Yes"sprop_276_namePROP_xstOptimizeInsPrimtivessprop_276_val"false"sprop_277_namePROP_xilxSynthRegDuplicationsprop_277_val"true"sprop_278_namePROP_xstUseClockEnablesprop_278_val"Yes"sprop_279_namePROP_xstUseSyncSetsprop_279_val"Yes"sprop_27_namePROP_SimUserCompileList_launchMSimsprop_27_val""sprop_280_namePROP_xstUseSyncResetsprop_280_val"Yes"sprop_281_namePROP_VirtexSynthAutoConstrainsprop_281_val"true"sprop_282_namePROP_ibiswriterGeneratePackageParasiticssprop_282_val"false"sprop_283_namePROP_xilxMapTimingDrivenPackingsprop_283_val"false"sprop_284_namePROP_EnableWYSIWYGsprop_284_val"None"sprop_285_namePROP_xcpldUseLocConstsprop_285_val"Always"sprop_286_namePROP_xcpldFitDesInitsprop_286_val"Low"sprop_287_namePROP_xcpldFitDesTimingCstsprop_287_val"true"sprop_288_namePROP_CPLDFitkeepiosprop_288_val"false"sprop_289_namePROP_cpldBestFitsprop_289_val"false"sprop_28_namePROP_SimUseCustom_behavsprop_28_val"false"sprop_290_namePROP_xcpldFitDesMultiLogicOptsprop_290_val"true"sprop_291_namePROP_cpldfit_otherCmdLineOptionssprop_291_val""sprop_292_namePROP_fitGenSimModelsprop_292_val"false"sprop_293_namePROP_cpldfitHDLeqStylesprop_293_val"Source"sprop_294_namePROP_xcpldFitDesSlewsprop_294_val"Fast"sprop_295_namePROP_xcpldUseGlobalClockssprop_295_val"true"sprop_296_namePROP_xcpldUseGlobalOutputEnablessprop_296_val"true"sprop_297_namePROP_xcpldUseGlobalSetResetsprop_297_val"true"sprop_298_namePROP_hprep6_autosigsprop_298_val"false"sprop_299_namePROP_hprep6_otherCmdLineOptionssprop_299_val""sprop_29_namePROP_SimDosprop_29_val"true"sprop_2_namePROP_StartImpViewsprop_2_val""sprop_300_namePROP_xcpldFittimRptOptionsprop_300_val"Summary"sprop_301_namePROP_taengine_otherCmdLineOptionssprop_301_val""sprop_302_namePROP_xilxSynthMacroPreservesprop_302_val"true"sprop_303_namePROP_xilxSynthXORPreservesprop_303_val"true"sprop_304_namePROP_xilxSynthKeepHierarchy_CPLDsprop_304_val"Yes"sprop_305_namePROP_PlsClockEnablesprop_305_val"true"sprop_306_namePROP_CompxlibAbelLibsprop_306_val"true"sprop_307_namePROP_CompxlibCPLDDetLibsprop_307_val"true"sprop_308_namePROP_xcpldFitTemplate_xpla3sprop_308_val"Optimize Density"sprop_309_namePROP_FunctionBlockInputLimitsprop_309_val"38"sprop_30_namePROP_SimUseCustom_postXlatesprop_30_val"false"sprop_310_namePROP_xcpldFitDesInputLmt_xbrsprop_310_val"32"sprop_311_namePROP_xcpldFitDesUnusedsprop_311_val"Keeper"sprop_312_namePROP_xcpldFitDesTriModesprop_312_val"Keeper"sprop_313_namePROP_xcpldFitDesVoltsprop_313_val"LVCMOS18"sprop_314_namePROP_UseDataGatesprop_314_val"true"sprop_315_namePROP_xilxBitgCfg_GenOpt_IEEE1532File_xbrsprop_315_val"false"sprop_316_namePROP_usedsp48sprop_316_val"Auto"sprop_317_namePROP_xstDSPUtilRatiosprop_317_val"100"sprop_318_namePROPEXT_xilxSynthAddBufg_spartan3sprop_318_val"8"sprop_319_namePROPEXT_xilxBitgCfg_Rate_spartan3sprop_319_val"Default (6)"sprop_31_namePROP_SimUseCustom_postMapsprop_31_val"false"sprop_320_namePROPEXT_xilxBitgCfg_DCIUpdateMode_spartan3sprop_320_val"As Required"sprop_321_namePROP_xilxBitgCfg_GenOpt_IEEE1532Filesprop_321_val"false"sprop_322_namePROP_xilxBitgCfg_GenOpt_EnableCRCsprop_322_val"true"sprop_323_namePROP_xilxBitgCfg_PwrDownsprop_323_val"Pull Up"sprop_324_namePROP_xilxBitgCfg_DCMShutdownsprop_324_val"false"sprop_325_namePROP_xilxBitgCfg_DCMBandgapsprop_325_val"false"sprop_326_namePROP_xilxBitgStart_Clk_MatchCyclesprop_326_val"Auto"sprop_327_namePROP_bitgen_Encrypt_keySeq0sprop_327_val"None"sprop_328_namePROP_bitgen_Encrypt_keySeq1sprop_328_val"None"sprop_329_namePROP_bitgen_Encrypt_keySeq2sprop_329_val"None"sprop_32_namePROP_SimUseCustom_postParsprop_32_val"false"sprop_330_namePROP_bitgen_Encrypt_keySeq3sprop_330_val"None"sprop_331_namePROP_bitgen_Encrypt_keySeq4sprop_331_val"None"sprop_332_namePROP_bitgen_Encrypt_keySeq5sprop_332_val"None"sprop_333_namePROP_bitgen_Encrypt_startKeysprop_333_val"None"sprop_334_namePROP_bitgen_Encrypt_startCBCsprop_334_val""sprop_335_namePROPEXT_xilxMapGenInputK_virtex2sprop_335_val"4"sprop_336_namePROPEXT_SynthMultStyle_virtex2sprop_336_val"Auto"sprop_337_namePROPEXT_xilxSynthMaxFanout_virtex2sprop_337_val"500"sprop_338_namePROP_TopDesignUnitsprop_338_val""sprop_339_namePROP_TopDesignUnitsprop_339_val""sprop_33_namePROP_ModelSimUseConfigNamesprop_33_val"false"sprop_340_namePROP_TopDesignUnitsprop_340_val""sprop_341_namePROP_TopDesignUnitsprop_341_val""sprop_342_namePROP_TopDesignUnitsprop_342_val""sprop_343_namePROP_TopDesignUnitsprop_343_val""sprop_344_namePROP_TopDesignUnitsprop_344_val""sprop_345_namePROP_TopDesignUnitsprop_345_val""sprop_346_namePROP_TopDesignUnitsprop_346_val""sprop_347_namePROP_TopDesignUnitsprop_347_val""sprop_348_namePROP_TopDesignUnitsprop_348_val""sprop_349_namePROP_TopDesignUnitsprop_349_val""sprop_34_namePROP_MSimSDFTimingToBeReadsprop_34_val"Setup Time"sprop_350_namePROP_TopDesignUnitsprop_350_val""sprop_351_namePROP_TopDesignUnitsprop_351_val""sprop_352_namePROP_TopDesignUnitsprop_352_val""sprop_353_namePROP_TopDesignUnitsprop_353_val""sprop_354_namePROP_TopDesignUnitsprop_354_val""sprop_355_namePROP_ISimIncreCompilationsprop_355_val"true"sprop_356_namePROP_ISimIncreCompilationsprop_356_val"true"sprop_357_namePROP_ISimIncreCompilationsprop_357_val"true"sprop_358_namePROP_ISimIncreCompilationsprop_358_val"true"sprop_359_namePROP_ISimIncreCompilationsprop_359_val"true"sprop_35_namePROP_OverwriteSymsprop_35_val"false"sprop_360_namePROP_ISimCompileForHdlDebugsprop_360_val"true"sprop_361_namePROP_ISimCompileForHdlDebugsprop_361_val"true"sprop_362_namePROP_ISimCompileForHdlDebugsprop_362_val"true"sprop_363_namePROP_ISimCompileForHdlDebugsprop_363_val"true"sprop_364_namePROP_ISimValueRangeChecksprop_364_val"false"sprop_365_namePROP_ISimValueRangeChecksprop_365_val"false"sprop_366_namePROP_ISimValueRangeChecksprop_366_val"false"sprop_367_namePROP_ISimValueRangeChecksprop_367_val"false"sprop_368_namePROP_ISimValueRangeChecksprop_368_val"false"sprop_369_namePROP_ISimSpecifySearchDirectorysprop_369_val""sprop_36_namePROP_CompxlibOutputDirsprop_36_val"$XILINX/<language>/<simulator>"sprop_370_namePROP_ISimSpecifySearchDirectorysprop_370_val""sprop_371_namePROP_ISimSpecifySearchDirectorysprop_371_val""sprop_372_namePROP_ISimSpecifySearchDirectorysprop_372_val""sprop_373_namePROP_ISimSpecifySearchDirectorysprop_373_val""sprop_374_namePROP_ISimSpecifyDefMacroAndValuesprop_374_val""sprop_375_namePROP_ISimSpecifyDefMacroAndValuesprop_375_val""sprop_376_namePROP_ISimSpecifyDefMacroAndValuesprop_376_val""sprop_377_namePROP_ISimSpecifyDefMacroAndValuesprop_377_val""sprop_378_namePROP_ISimSpecifyDefMacroAndValuesprop_378_val""sprop_379_namePROP_xstVeriIncludeDirsprop_379_val""sprop_37_namePROP_CompxlibOverwriteLibsprop_37_val"Overwrite"sprop_380_namePROP_xstVeriIncludeDirsprop_380_val""sprop_381_namePROP_ISimSpecifySearchDirsprop_381_val""sprop_382_namePROP_DevFamilysprop_382_val"Spartan3"sprop_383_namePROP_Simulatorsprop_383_val"ISE Simulator (VHDL/Verilog)"sprop_384_namePROP_SmartGuideFileNamesprop_384_val"seqdet_guide.ncd"sprop_385_namePROP_vsim_otherCmdLineOptionssprop_385_val""sprop_386_namePROP_vlog_otherCmdLineOptionssprop_386_val""sprop_387_namePROP_vcom_otherCmdLineOptionssprop_387_val""sprop_388_namePROP_ModelSimSignalWinsprop_388_val"true"sprop_389_namePROP_ModelSimWaveWinsprop_389_val"true"sprop_38_namePROP_CompxlibOtherCompxlibOptssprop_38_val""sprop_390_namePROP_ModelSimStructWinsprop_390_val"true"sprop_391_namePROP_ModelSimSourceWinsprop_391_val"false"sprop_392_namePROP_ModelSimListWinsprop_392_val"false"sprop_393_namePROP_ModelSimVarsWinsprop_393_val"false"sprop_394_namePROP_ModelSimProcWinsprop_394_val"false"sprop_395_namePROP_ModelSimDataWinsprop_395_val"false"sprop_396_namePROP_ModelSimSimRessprop_396_val"Default (1 ps)"sprop_397_namePROP_SimSyntaxsprop_397_val"93"sprop_398_namePROP_SimUseExpDeclOnlysprop_398_val"true"sprop_399_namePROP_ModelSimSimRunTime_tbsprop_399_val"1000ns"sprop_39_namePROP_CompxlibSimPrimativessprop_39_val"true"sprop_3_namePROP_StopImpViewsprop_3_val"AbstractSynthesis"sprop_400_namePROP_ModelSimUutInstName_postMapsprop_400_val"UUT"sprop_401_namePROP_ModelSimUutInstName_postParsprop_401_val"UUT"sprop_402_namePROP_ModelSimUutInstName_postFitsprop_402_val"UUT"sprop_403_namePROP_SimGenVcdFilesprop_403_val"false"sprop_404_namePROP_SimCustom_launchMSimsprop_404_val""sprop_405_namePROP_SimCustom_behavsprop_405_val""sprop_406_namePROP_SimUserCompileList_behavsprop_406_val""sprop_407_namePROP_SimCustom_postXlatesprop_407_val""sprop_408_namePROP_SimCustom_postMapsprop_408_val""sprop_409_namePROP_SimCustom_postParsprop_409_val""sprop_40_namePROP_XPORTInpFileNamesprop_40_val""sprop_410_namePROP_ModelSimSimRunTime_tbwsprop_410_val"1000ns"sprop_411_namePROP_ModelSimConfigNamesprop_411_val"Default"sprop_412_namePROP_SimModelRenTopLevInstTosprop_412_val"UUT"sprop_413_namePROP_SynthConstraintsFilesprop_413_val""sprop_414_namePROP_ISimCustomSimCmdFileName_par_tbsprop_414_val""sprop_415_namePROP_ISimCustomSimCmdFileName_par_tbwsprop_415_val""sprop_416_namePROP_ISimCustomSimCmdFileName_behav_tbsprop_416_val""sprop_417_namePROP_ISimCustomSimCmdFileName_behav_tbwsprop_417_val""sprop_418_namePROP_ISimCustomSimCmdFileName_gen_tbwsprop_418_val""sprop_419_namePROP_ISimCustomSimCmdFileName_launchsprop_419_val""sprop_41_namePROP_XPORTInpFileTypesprop_41_val"ABEL"sprop_420_namePROP_ISimSimulationRun_par_tbsprop_420_val"true"sprop_421_namePROP_ISimSimulationRun_par_tbwsprop_421_val"true"sprop_422_namePROP_ISimSimulationRun_behav_tbsprop_422_val"true"sprop_423_namePROP_ISimSimulationRun_behav_tbwsprop_423_val"true"sprop_424_namePROP_ISimStoreAllSignalTransitions_par_tbsprop_424_val"false"sprop_425_namePROP_ISimStoreAllSignalTransitions_par_tbwsprop_425_val"false"sprop_426_namePROP_ISimStoreAllSignalTransitions_behav_tbsprop_426_val"false"sprop_427_namePROP_ISimStoreAllSignalTransitions_behav_tbwsprop_427_val"false"sprop_428_namePROP_ISimGenVCDFile_par_tbsprop_428_val"false"sprop_429_namePROP_ISimGenVCDFile_par_tbwsprop_429_val"false"sprop_42_namePROP_XPORTOutFileTypesprop_42_val"VHDL"sprop_430_namePROP_ISimCustomCompilationOrderFilesprop_430_val""sprop_431_namePROP_impactBaudsprop_431_val"None"sprop_432_namePROP_impactConfigModesprop_432_val"None"sprop_433_namePROP_impactPortsprop_433_val"Auto - default"sprop_434_namePROP_XPowerOptAdvancedVerboseRptsprop_434_val"false"sprop_435_namePROP_XPowerOptMaxNumberLinessprop_435_val"1000"sprop_436_namePROP_xstSafeImplementsprop_436_val"No"sprop_437_namePROP_XplorerRunTypesprop_437_val"Yes"sprop_438_namePROP_XplorerNumIterationssprop_438_val"7"sprop_439_namePROP_XplorerEnableRetimingsprop_439_val"true"sprop_43_namePROP_XPORTlistInpFilessprop_43_val"false"sprop_440_namePROP_XplorerWarnToBackups