prop_440_val"true"sprop_441_namePROP_XplorerOtherCmdLineOptionssprop_441_val""sprop_442_namePROP_PrecNumOfSumPathssprop_442_val"10"sprop_443_namePROP_PrecNumOfCriticalPathssprop_443_val"1"sprop_444_namePROP_mapTimingModesprop_444_val"Non Timing Driven"sprop_445_namePROP_xilxMapPackfactorsprop_445_val"100"sprop_446_namePROP_MapRetimingsprop_446_val"false"sprop_447_namePROP_MapEquivalentRegisterRemovalsprop_447_val"true"sprop_448_namePROP_xilxPAReffortLevelsprop_448_val"Standard"sprop_449_namePROP_parTimingModesprop_449_val"Performance Evaluation"sprop_44_namePROP_SimModelGenerateTestbenchFilesprop_44_val"false"sprop_450_namePROP_parGenAsyDlyRptsprop_450_val"false"sprop_451_namePROP_parGenClkRegionRptsprop_451_val"false"sprop_452_namePROP_parGenTimingRptsprop_452_val"true"sprop_453_namePROP_parGenSimModelsprop_453_val"false"sprop_454_namePROP_parPowerReductionsprop_454_val"false"sprop_455_namePROP_mpprViewParRptForSelRsltsprop_455_val""sprop_456_namePROP_mpprViewPadRptForSelRsltsprop_456_val""sprop_457_namePROP_parMpprParIterationssprop_457_val"3"sprop_458_namePROP_parMpprResultsToSavesprop_458_val""sprop_459_namePROP_parMpprResultsDirectorysprop_459_val""sprop_45_namePROP_SimModelInsertBuffersPulseSwallowsprop_45_val"false"sprop_460_namePROP_parMpprNodelistFilesprop_460_val""sprop_461_namePROP_xilxBitgCfg_GenOpt_DbgBitStrsprop_461_val"false"sprop_462_namePROP_xilxBitgReadBk_GenBitStrsprop_462_val"false"sprop_463_namePROP_xilxBitgCfg_GenOpt_LogicAllocFilesprop_463_val"false"sprop_464_namePROP_xilxBitgCfg_GenOpt_MaskFilesprop_464_val"false"sprop_465_namePROP_AceActiveNamesprop_465_val""sprop_466_namePROP_impactConfigFileNamesprop_466_val""sprop_467_namePROP_SynthRAMStylesprop_467_val"Auto"sprop_468_namePROP_xstROMStylesprop_468_val"Auto"sprop_469_namePROP_SynthMuxStylesprop_469_val"Auto"sprop_46_namePROP_SimModelOtherNetgenOptssprop_46_val""sprop_470_namePROP_xstMoveFirstFfStagesprop_470_val"true"sprop_471_namePROP_xstMoveLastFfStagesprop_471_val"true"sprop_472_namePROP_MapPowerReductionsprop_472_val"false"sprop_473_namePROP_FitterOptimization_xpla3sprop_473_val"Density"sprop_474_namePROP_xcpldFitDesPtermLmt_xbrsprop_474_val"28"sprop_475_namePROP_xcpldFitDesInReg_xbrsprop_475_val"true"sprop_476_namePROPEXT_SynthFrequencySyn_virtexsprop_476_val"0.0"sprop_477_namePROP_MapEffortLevelsprop_477_val"Medium"sprop_478_namePROP_bitgen_Encrypt_Encryptsprop_478_val"false"sprop_479_namePROP_MapPlacerCostTablesprop_479_val"1"sprop_47_namePROP_SimModelRetainHierarchysprop_47_val"true"sprop_480_namePROP_MapLogicOptimizationsprop_480_val"false"sprop_481_namePROP_MapRegDuplicationsprop_481_val"false"sprop_482_namePROP_MapSmartGuideFileNamesprop_482_val"seqdet_guide.ncd"sprop_483_namePROP_ParSmartGuideFileNamesprop_483_val"seqdet_guide.ncd"sprop_484_namePROP_DevFamilyPMNamesprop_484_val"spartan3"sprop_485_namePROP_DevDevicesprop_485_val"xc3s200"sprop_486_namePROP_CompxlibSimPathsprop_486_val"Search in Path"sprop_487_namePROP_CompxlibLangsprop_487_val"VHDL"sprop_488_namePROP_SimModelGenMultiHierFilesprop_488_val"false"sprop_489_namePROP_ISimSimulationRunTime_par_tbsprop_489_val"1000 ns"sprop_48_namePROP_CorgenRegenCoresprop_48_val"Under Current Project Setting"sprop_490_namePROP_ISimSimulationRunTime_par_tbwsprop_490_val"1000 ns"sprop_491_namePROP_ISimSimulationRunTime_behav_tbsprop_491_val"1000 ns"sprop_492_namePROP_ISimSimulationRunTime_behav_tbwsprop_492_val"1000 ns"sprop_493_namePROP_ISimVCDFileName_par_tbsprop_493_val"xpower.vcd"sprop_494_namePROP_ISimVCDFileName_par_tbwsprop_494_val"xpower.vcd"sprop_495_namePROP_xilxPARextraEffortLevelsprop_495_val"None"sprop_496_namePROP_parPowerActivityFilesprop_496_val""sprop_497_namePROP_CompxlibSmartModelssprop_497_val"false"sprop_498_namePROP_CompxlibUpdateIniForSmartModelsprop_498_val"false"sprop_499_namePROP_MapPowerActivityFilesprop_499_val""sprop_49_namePROP_SynthOptsprop_49_val"Speed"sprop_4_namePROP_HierarchicalProjectTypesprop_4_val"N/A"sprop_500_namePROP_bitgen_Encrypt_key0sprop_500_val""sprop_501_namePROP_bitgen_Encrypt_key1sprop_501_val""sprop_502_namePROP_bitgen_Encrypt_key2sprop_502_val""sprop_503_namePROP_bitgen_Encrypt_key3sprop_503_val""sprop_504_namePROP_bitgen_Encrypt_key4sprop_504_val""sprop_505_namePROP_bitgen_Encrypt_key5sprop_505_val""sprop_506_namePROP_bitgen_Encrypt_keyFilesprop_506_val""sprop_507_namePROP_MapExtraEffortsprop_507_val"None"sprop_508_namePROP_xilxBitgCfg_GenOpt_ReadBack_virtex2sprop_508_val"false"sprop_509_namePROP_DevPackagesprop_509_val"ft256"sprop_50_namePROP_SynthOptEffortsprop_50_val"Normal"sprop_510_namePROP_Synthesis_Toolsprop_510_val"XST (VHDL/Verilog)"sprop_511_namePROP_CompxlibUniSimLibsprop_511_val"true"sprop_512_namePROP_CompxlibUni9000Libsprop_512_val"true"sprop_513_namePROP_xilxBitgReadBk_GenBitStr_virtex2sprop_513_val"false"sprop_514_namePROP_xilxBitgCfg_GenOpt_LogicAllocFile_virtex2sprop_514_val"false"sprop_515_namePROP_xilxBitgCfg_GenOpt_MaskFile_virtex2sprop_515_val"false"sprop_516_namePROP_DevSpeedsprop_516_val"-4"sprop_517_namePROP_PreferredLanguagesprop_517_val"Verilog"sprop_518_namePROP_HdlTemplateLangsprop_518_val"Verilog"sprop_519_namePROP_schFuncModelTargetLangsprop_519_val"Verilog"sprop_51_namePROP_xstUseSynthConstFilesprop_51_val"true"sprop_520_namePROP_schInstTempTargetLangsprop_520_val"Verilog"sprop_521_namePROP_hdlInstTempTargetLangsprop_521_val"Verilog"sprop_522_namePROP_ChangeDevSpeedsprop_522_val"-4"sprop_523_namePROP_SimModelTargetsprop_523_val"Verilog"sprop_524_namePROP_xawHdlSourceTargetLangsprop_524_val"Verilog"sprop_525_namePROP_tbwTestbenchTargetLangsprop_525_val"Verilog"sprop_526_namePROP_coregenFuncModelTargetLangsprop_526_val"Verilog"sprop_527_namePROP_xmpInstTempTargetLangsprop_527_val"Verilog"sprop_528_namePROP_sysgenInstTempTargetLangsprop_528_val"Verilog"sprop_529_namePROP_xilxPreTrceSpeedsprop_529_val"-4"sprop_52_namePROP_xstLibSearchOrdersprop_52_val""sprop_530_namePROP_xilxPostTrceSpeedsprop_530_val"-4"sprop_531_namePROP_HdlTemplateNamesprop_531_val"sequencedetector.v"sprop_532_namePROP_SimModelRenTopLevArchTosprop_532_val"Structure"sprop_533_namePROP_SimModelGenArchOnlysprop_533_val"false"sprop_534_namePROP_SimModelOutputExtIdentsprop_534_val"false"sprop_535_namePROP_SimModelRenTopLevModsprop_535_val""sprop_536_namePROP_SimModelIncUselibDirInVerilogFilesprop_536_val"false"sprop_537_namePROP_SimModelIncSdfAnnInVerilogFilesprop_537_val"true"sprop_538_namePROP_SimModelNoEscapeSignalsprop_538_val"false"sprop_539_namePROP_netgenPostXlateSimModelNamesprop_539_val"seqdet_translate.v"sprop_53_namePROP_xstCasesprop_53_val"Maintain"sprop_540_namePROP_netgenPostMapSimModelNamesprop_540_val"seqdet_map.v"sprop_541_namePROP_netgenPostParSimModelNamesprop_541_val"seqdet_timesim.v"sprop_542_namePROP_bencherPostXlateTestbenchNamesprop_542_val"testw.translate_tfw"sprop_543_namePROP_bencherPostMapTestbenchNamesprop_543_val"testw.map_tfw"sprop_544_namePROP_bencherPostParTestbenchNamesprop_544_val"testw.timesim_tfw"sprop_545_namePROP_SimModelIncSimprimInVerilogFilesprop_545_val"false"sprop_546_namePROP_SimModelIncUnisimInVerilogFilesprop_546_val"false"sprop_547_namePROP_netgenPostSynthesisSimModelNamesprop_547_val"seqdet_synthesis.v"sprop_548_namePROP_SimModelAutoInsertGlblModuleInNetlistsprop_548_val"true"sprop_549_namePROP_PostXlateSimModelNamesprop_549_val"seqdet_translate.v"sprop_54_namePROP_xstWorkDirsprop_54_val"./xst"sprop_550_namePROP_PostMapSimModelNamesprop_550_val"seqdet_map.v"sprop_551_namePROP_PostParSimModelNamesprop_551_val"seqdet_timesim.v"sprop_552_namePROP_PostParSimModelNamesprop_552_val"seqdet_timesim.v"sprop_553_namePROP_PostParSimModelNamesprop_553_val"seqdet_timesim.v"sprop_554_namePROP_tbwPostXlateTestbenchNamesprop_554_val"testw.translate_tfw"sprop_555_namePROP_tbwPostXlateTestbenchNamesprop_555_val"testw.translate_tfw"sprop_556_namePROP_tbwPostMapTestbenchNamesprop_556_val"testw.map_tfw"sprop_557_namePROP_tbwPostMapTestbenchNamesprop_557_val"testw.map_tfw"sprop_558_namePROP_tbwPostParTestbenchNamesprop_558_val"testw.timesim_tfw"sprop_559_namePROP_tbwPostParTestbenchNamesprop_559_val"testw.timesim_tfw"sprop_55_namePROP_xstIniFilesprop_55_val""sprop_560_namePROP_tbwPostParTestbenchNamesprop_560_val"testw.timesim_tfw"sprop_561_namePROP_tbwPostParTestbenchNamesprop_561_val"testw.timesim_tfw"sprop_562_namePROP_PostSynthesisSimModelNamesprop_562_val"seqdet_synthesis.v"sprop_563_namePROP_SimModelBringOutGtsNetAsAPortsprop_563_val"false"sprop_564_namePROP_SimModelBringOutGsrNetAsAPortsprop_564_val"false"sprop_565_namePROP_netgenRenameTopLevEntTosprop_565_val""sprop_566_namePROP_SimModelPathUsedInSdfAnnsprop_566_val"Default"sprop_56_namePROP_xstVerilog2001sprop_56_val"true"sprop_57_namePROP_xstVeriIncludeDir_Globalsprop_57_val""sprop_58_namePROP_xstUserCompileListsprop_58_val""sprop_59_namePROP_xstGenericsParameterssprop_59_val""sprop_5_namePROP_ProjectGeneratorTypesprop_5_val"ProjNav"sprop_60_namePROP_xstVerilogMacrossprop_60_val""sprop_61_namePROP_xst_otherCmdLineOptionssprop_61_val""sprop_62_namePROP_xstGenerateRTLNetlistsprop_62_val"Yes"sprop_63_namePROP_xstHierarchySeparatorsprop_63_val"/"sprop_64_namePROP_xstBusDelimitersprop_64_val"<>"sprop_65_namePROP_SynthFsmEncodesprop_65_val"Speed1"sprop_66_namePROP_SynthCaseImplStylesprop_66_val"None"sprop_67_namePROP_SynthResSharingsprop_67_val"true"sprop_68_namePROP_SynthExtractMuxsprop_68_val"Yes"sprop_69_namePROP_xilxSynthAddIObufsprop_69_val"true"sprop_6_namePROP_Parse_Targetsprop_6_val"synthesis"sprop_70_namePROP_xstEquivRegRemovalsprop_70_val"true"sprop_71_namePROP_ISimUutInstNamesprop_71_val"UUT"sprop_72_namePROP_ISimUseCustomSimCmdFile_par_tbsprop_72_val"false"sprop_73_namePROP_ISimUseCustomSimCmdFile_par_tbwsprop_73_val"false"sprop_74_namePROP_ISimUseCustomSimCmdFile_behav_tbsprop_74_val"false"sprop_75_namePROP_ISimUseCustomSimCmdFile_behav_tbwsprop_75_val"false"sprop_76_namePROP_ISimUseCustomSimCmdFile_gen_tbwsprop_76_val"false"sprop_77_namePROP_ISimUseCustomSimCmdFile_launchsprop_77_val"false"sprop_78_namePROP_isimIncreCompilationsprop_78_val"true"sprop_79_namePROP_isimCompileForHdlDebugsprop_79_val"true"sprop_7_namePROP_Top_Level_Module_Typesprop_7_val"HDL"sprop_80_namePROP_ISimSDFTimingToBeReadsprop_80_val"Setup Time"sprop_81_namePROP_isimValueRangeChecksprop_81_val"false"sprop_82_namePROP_isimSpecifySearchDirectorysprop_82_val""sprop_83_namePROP_ISimSpecifySearchDirectoryChkSyntaxsprop_83_val""sprop_84_namePROP_isimSpecifyDefMacroAndValuesprop_84_val""sprop_85_namePROP_ISimSpecifyDefMacroAndValueChkSyntaxsprop_85_val""sprop_86_namePROP_ISimLibSearchOrderFilesprop_86_val""sprop_87_namePROP_ISimUseCustomCompilationOrdersprop_87_val"false"sprop_88_namePROP_ISimOtherCompilerOptions_behavsprop_88_val""sprop_89_namePROP_ISimOtherCompilerOptions_parsprop_89_val""sprop_8_namePROP_SynthTopsprop_8_val"Module|seqdet"sprop_90_namePROP_ISimOtherCompilerOptions_fitsprop_90_val""sprop_91_namePROP_DefaultTBNamesprop_91_val"Default"sprop_92_namePROP_ibiswriterShowAllModelssprop_92_val"false"sprop_93_namePROP_ImpactProjectFilesprop_93_val"Default"sprop_94_namePROP_ngdbuild_otherCmdLineOptionssprop_94_val""sprop_95_namePROP_SynthXORCollapsesprop_95_val"true"sprop_96_namePROP_xilxNgdbld_AULsprop_96_val"false"sprop_97_namePROP_xilxNgdbldMacrosprop_97_val""sprop_98_namePROP_xilxSynthKeepHierarchysprop_98_val"No"sprop_99_namePROP_xstNetlistHierarchysprop_99_val"As Optimized"sprop_9_namePROP_BehavioralSimTopsprop_9_val"Module|test3"s