?? readme.txt
字號:
Logical project decsription
core - external not under development IP cores
doc - project documentation
include - common rtl, testbench header files
rtl - rtl models of project units
sim - simulation scripts for verivication
testbench - verification enviroment for project
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -