?? testctl.vhd
字號:
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity testctl is
port(
clk : in std_logic;
tsten : out std_logic;
clr_cnt : out std_logic;
load : out std_logic);
end testctl;
architecture behav of testctl is
signal div2clk : std_logic;
begin
process(clk)
begin
if(clk'event and clk='1') then
div2clk<=not div2clk;
end if;
end process;
process(clk,div2clk)
begin
if(clk='0' and div2clk='0') then
clr_cnt<='1';
else
clr_cnt<='0';
end if;
end process;
load<=not div2clk;
tsten<=div2clk;
end behav;
?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -