-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--E1_q_a[0] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[0] at M4K_X23_Y4
--RAM Block Operation Mode: ROM
--Port A Depth: 1024, Port A Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 10
--Port A Input: Registered, Port A Output: Un-registered
E1_q_a[0]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = GLOBAL(A1L123);
E1_q_a[0]_PORT_A_data_out = MEMORY(, , E1_q_a[0]_PORT_A_address_reg, , , , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[0] = E1_q_a[0]_PORT_A_data_out[0];

--E1_q_a[9] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[9] at M4K_X23_Y4
E1_q_a[0]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = GLOBAL(A1L123);
E1_q_a[0]_PORT_A_data_out = MEMORY(, , E1_q_a[0]_PORT_A_address_reg, , , , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[9] = E1_q_a[0]_PORT_A_data_out[3];

--E1_q_a[7] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[7] at M4K_X23_Y4
E1_q_a[0]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = GLOBAL(A1L123);
E1_q_a[0]_PORT_A_data_out = MEMORY(, , E1_q_a[0]_PORT_A_address_reg, , , , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[7] = E1_q_a[0]_PORT_A_data_out[2];

--E1_q_a[5] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[5] at M4K_X23_Y4
E1_q_a[0]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = GLOBAL(A1L123);
E1_q_a[0]_PORT_A_data_out = MEMORY(, , E1_q_a[0]_PORT_A_address_reg, , , , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[5] = E1_q_a[0]_PORT_A_data_out[1];


--E1_q_a[1] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[1] at M4K_X23_Y5
--RAM Block Operation Mode: ROM
--Port A Depth: 1024, Port A Width: 4
--Port A Logical Depth: 1024, Port A Logical Width: 10
--Port A Input: Registered, Port A Output: Un-registered
E1_q_a[1]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[1]_PORT_A_address_reg = DFFE(E1_q_a[1]_PORT_A_address, E1_q_a[1]_clock_0, , , );
E1_q_a[1]_clock_0 = GLOBAL(A1L123);
E1_q_a[1]_PORT_A_data_out = MEMORY(, , E1_q_a[1]_PORT_A_address_reg, , , , , , E1_q_a[1]_clock_0, , , , , );
E1_q_a[1] = E1_q_a[1]_PORT_A_data_out[0];

--E1_q_a[8] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[8] at M4K_X23_Y5
E1_q_a[1]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[1]_PORT_A_address_reg = DFFE(E1_q_a[1]_PORT_A_address, E1_q_a[1]_clock_0, , , );
E1_q_a[1]_clock_0 = GLOBAL(A1L123);
E1_q_a[1]_PORT_A_data_out = MEMORY(, , E1_q_a[1]_PORT_A_address_reg, , , , , , E1_q_a[1]_clock_0, , , , , );
E1_q_a[8] = E1_q_a[1]_PORT_A_data_out[3];

--E1_q_a[4] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[4] at M4K_X23_Y5
E1_q_a[1]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[1]_PORT_A_address_reg = DFFE(E1_q_a[1]_PORT_A_address, E1_q_a[1]_clock_0, , , );
E1_q_a[1]_clock_0 = GLOBAL(A1L123);
E1_q_a[1]_PORT_A_data_out = MEMORY(, , E1_q_a[1]_PORT_A_address_reg, , , , , , E1_q_a[1]_clock_0, , , , , );
E1_q_a[4] = E1_q_a[1]_PORT_A_data_out[2];

--E1_q_a[2] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[2] at M4K_X23_Y5
E1_q_a[1]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[1]_PORT_A_address_reg = DFFE(E1_q_a[1]_PORT_A_address, E1_q_a[1]_clock_0, , , );
E1_q_a[1]_clock_0 = GLOBAL(A1L123);
E1_q_a[1]_PORT_A_data_out = MEMORY(, , E1_q_a[1]_PORT_A_address_reg, , , , , , E1_q_a[1]_clock_0, , , , , );
E1_q_a[2] = E1_q_a[1]_PORT_A_data_out[1];


--E1_q_a[3] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[3] at M4K_X23_Y3
--RAM Block Operation Mode: ROM
--Port A Depth: 1024, Port A Width: 2
--Port A Logical Depth: 1024, Port A Logical Width: 10
--Port A Input: Registered, Port A Output: Un-registered
E1_q_a[3]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[3]_PORT_A_address_reg = DFFE(E1_q_a[3]_PORT_A_address, E1_q_a[3]_clock_0, , , );
E1_q_a[3]_clock_0 = GLOBAL(A1L123);
E1_q_a[3]_PORT_A_data_out = MEMORY(, , E1_q_a[3]_PORT_A_address_reg, , , , , , E1_q_a[3]_clock_0, , , , , );
E1_q_a[3] = E1_q_a[3]_PORT_A_data_out[0];

--E1_q_a[6] is lpm_rom:i_rom|altrom:srom|altsyncram:rom_block|altsyncram_19p:auto_generated|q_a[6] at M4K_X23_Y3
E1_q_a[3]_PORT_A_address = BUS(A1L102, A1L104, A1L106, A1L108, A1L110, A1L112, A1L114, A1L116, A1L118, A1L120);
E1_q_a[3]_PORT_A_address_reg = DFFE(E1_q_a[3]_PORT_A_address, E1_q_a[3]_clock_0, , , );
E1_q_a[3]_clock_0 = GLOBAL(A1L123);
E1_q_a[3]_PORT_A_data_out = MEMORY(, , E1_q_a[3]_PORT_A_address_reg, , , , , , E1_q_a[3]_clock_0, , , , , );
E1_q_a[6] = E1_q_a[3]_PORT_A_data_out[1];


--acc[22] is acc[22] at LCFF_X12_Y5_N13
acc[22] = DFFEAS(A1L69, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[2] is phasew[2] at LCFF_X22_Y5_N9
phasew[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[2],  ,  , VCC);


--acc[21] is acc[21] at LCFF_X12_Y5_N11
acc[21] = DFFEAS(A1L66, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[1] is phasew[1] at LCFF_X22_Y5_N7
phasew[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[1],  ,  , VCC);


--acc[20] is acc[20] at LCFF_X12_Y5_N9
acc[20] = DFFEAS(A1L63, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[0] is phasew[0] at LCFF_X22_Y5_N5
phasew[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[0],  ,  , VCC);


--A1L99 is add~503 at LCCOMB_X22_Y5_N4
A1L99 = CARRY(acc[20] & phasew[0]);


--A1L101 is add~505 at LCCOMB_X22_Y5_N6
A1L101 = CARRY(phasew[1] & !acc[21] & !A1L99 # !phasew[1] & (!A1L99 # !acc[21]));


--A1L102 is add~506 at LCCOMB_X22_Y5_N8
A1L102 = (acc[22] $ phasew[2] $ !A1L101) # GND;

--A1L103 is add~507 at LCCOMB_X22_Y5_N8
A1L103 = CARRY(acc[22] & (phasew[2] # !A1L101) # !acc[22] & phasew[2] & !A1L101);


--acc[23] is acc[23] at LCFF_X12_Y5_N15
acc[23] = DFFEAS(A1L72, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[3] is phasew[3] at LCFF_X22_Y5_N11
phasew[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[3],  ,  , VCC);


--A1L104 is add~508 at LCCOMB_X22_Y5_N10
A1L104 = phasew[3] & (acc[23] & A1L103 & VCC # !acc[23] & !A1L103) # !phasew[3] & (acc[23] & !A1L103 # !acc[23] & (A1L103 # GND));

--A1L105 is add~509 at LCCOMB_X22_Y5_N10
A1L105 = CARRY(phasew[3] & !acc[23] & !A1L103 # !phasew[3] & (!A1L103 # !acc[23]));


--acc[24] is acc[24] at LCFF_X12_Y5_N17
acc[24] = DFFEAS(A1L75, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[4] is phasew[4] at LCFF_X22_Y5_N13
phasew[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[4],  ,  , VCC);


--A1L106 is add~510 at LCCOMB_X22_Y5_N12
A1L106 = (phasew[4] $ acc[24] $ !A1L105) # GND;

--A1L107 is add~511 at LCCOMB_X22_Y5_N12
A1L107 = CARRY(phasew[4] & (acc[24] # !A1L105) # !phasew[4] & acc[24] & !A1L105);


--acc[25] is acc[25] at LCFF_X12_Y5_N19
acc[25] = DFFEAS(A1L78, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[5] is phasew[5] at LCFF_X22_Y5_N15
phasew[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[5],  ,  , VCC);


--A1L108 is add~512 at LCCOMB_X22_Y5_N14
A1L108 = acc[25] & (phasew[5] & A1L107 & VCC # !phasew[5] & !A1L107) # !acc[25] & (phasew[5] & !A1L107 # !phasew[5] & (A1L107 # GND));

--A1L109 is add~513 at LCCOMB_X22_Y5_N14
A1L109 = CARRY(acc[25] & !phasew[5] & !A1L107 # !acc[25] & (!A1L107 # !phasew[5]));


--acc[26] is acc[26] at LCFF_X12_Y5_N21
acc[26] = DFFEAS(A1L81, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[6] is phasew[6] at LCFF_X22_Y5_N17
phasew[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[6],  ,  , VCC);


--A1L110 is add~514 at LCCOMB_X22_Y5_N16
A1L110 = (phasew[6] $ acc[26] $ !A1L109) # GND;

--A1L111 is add~515 at LCCOMB_X22_Y5_N16
A1L111 = CARRY(phasew[6] & (acc[26] # !A1L109) # !phasew[6] & acc[26] & !A1L109);


--acc[27] is acc[27] at LCFF_X12_Y5_N23
acc[27] = DFFEAS(A1L84, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[7] is phasew[7] at LCFF_X22_Y5_N19
phasew[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[7],  ,  , VCC);


--A1L112 is add~516 at LCCOMB_X22_Y5_N18
A1L112 = acc[27] & (phasew[7] & A1L111 & VCC # !phasew[7] & !A1L111) # !acc[27] & (phasew[7] & !A1L111 # !phasew[7] & (A1L111 # GND));

--A1L113 is add~517 at LCCOMB_X22_Y5_N18
A1L113 = CARRY(acc[27] & !phasew[7] & !A1L111 # !acc[27] & (!A1L111 # !phasew[7]));


--acc[28] is acc[28] at LCFF_X12_Y5_N25
acc[28] = DFFEAS(A1L87, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[8] is phasew[8] at LCFF_X22_Y5_N21
phasew[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[8],  ,  , VCC);


--A1L114 is add~518 at LCCOMB_X22_Y5_N20
A1L114 = (phasew[8] $ acc[28] $ !A1L113) # GND;

--A1L115 is add~519 at LCCOMB_X22_Y5_N20
A1L115 = CARRY(phasew[8] & (acc[28] # !A1L113) # !phasew[8] & acc[28] & !A1L113);


--acc[29] is acc[29] at LCFF_X12_Y5_N27
acc[29] = DFFEAS(A1L90, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[9] is phasew[9] at LCFF_X22_Y5_N23
phasew[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[9],  ,  , VCC);


--A1L116 is add~520 at LCCOMB_X22_Y5_N22
A1L116 = acc[29] & (phasew[9] & A1L115 & VCC # !phasew[9] & !A1L115) # !acc[29] & (phasew[9] & !A1L115 # !phasew[9] & (A1L115 # GND));

--A1L117 is add~521 at LCCOMB_X22_Y5_N22
A1L117 = CARRY(acc[29] & !phasew[9] & !A1L115 # !acc[29] & (!A1L115 # !phasew[9]));


--acc[30] is acc[30] at LCFF_X12_Y5_N29
acc[30] = DFFEAS(A1L93, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[10] is phasew[10] at LCFF_X22_Y5_N25
phasew[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[10],  ,  , VCC);


--A1L118 is add~522 at LCCOMB_X22_Y5_N24
A1L118 = (phasew[10] $ acc[30] $ !A1L117) # GND;

--A1L119 is add~523 at LCCOMB_X22_Y5_N24
A1L119 = CARRY(phasew[10] & (acc[30] # !A1L117) # !phasew[10] & acc[30] & !A1L117);


--acc[31] is acc[31] at LCFF_X12_Y5_N31
acc[31] = DFFEAS(A1L96, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--phasew[11] is phasew[11] at LCFF_X22_Y5_N27
phasew[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , phasein[11],  ,  , VCC);


--A1L120 is add~524 at LCCOMB_X22_Y5_N26
A1L120 = acc[31] $ A1L119 $ phasew[11];


--freqw[22] is freqw[22] at LCFF_X12_Y1_N13
freqw[22] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , freqin[22],  ,  , VCC);


--freqw[21] is freqw[21] at LCFF_X14_Y1_N11
freqw[21] = DFFEAS(A1L205, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[20] is freqw[20] at LCFF_X3_Y4_N1
freqw[20] = DFFEAS(A1L203, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--acc[19] is acc[19] at LCFF_X12_Y5_N7
acc[19] = DFFEAS(A1L60, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[19] is freqw[19] at LCFF_X7_Y3_N17
freqw[19] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , freqin[19],  ,  , VCC);


--acc[18] is acc[18] at LCFF_X12_Y5_N5
acc[18] = DFFEAS(A1L57, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[18] is freqw[18] at LCFF_X9_Y5_N13
freqw[18] = DFFEAS(A1L200, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--acc[17] is acc[17] at LCFF_X12_Y5_N3
acc[17] = DFFEAS(A1L54, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[17] is freqw[17] at LCFF_X17_Y5_N9
freqw[17] = DFFEAS(A1L198, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--acc[16] is acc[16] at LCFF_X12_Y5_N1
acc[16] = DFFEAS(A1L51, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[16] is freqw[16] at LCFF_X12_Y3_N13
freqw[16] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , freqin[16],  ,  , VCC);


--acc[15] is acc[15] at LCFF_X12_Y6_N31
acc[15] = DFFEAS(A1L48, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[15] is freqw[15] at LCFF_X12_Y2_N13
freqw[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , freqin[15],  ,  , VCC);


--acc[14] is acc[14] at LCFF_X12_Y6_N29
acc[14] = DFFEAS(A1L45, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[14] is freqw[14] at LCFF_X9_Y6_N1
freqw[14] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L123),  ,  ,  , freqin[14],  ,  , VCC);


--acc[13] is acc[13] at LCFF_X12_Y6_N27
acc[13] = DFFEAS(A1L42, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[13] is freqw[13] at LCFF_X10_Y12_N27
freqw[13] = DFFEAS(A1L193, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--acc[12] is acc[12] at LCFF_X12_Y6_N25
acc[12] = DFFEAS(A1L39, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[12] is freqw[12] at LCFF_X9_Y8_N9
freqw[12] = DFFEAS(A1L191, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--acc[11] is acc[11] at LCFF_X12_Y6_N23
acc[11] = DFFEAS(A1L36, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[11] is freqw[11] at LCFF_X7_Y9_N25
freqw[11] = DFFEAS(A1L189, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--acc[10] is acc[10] at LCFF_X12_Y6_N21
acc[10] = DFFEAS(A1L33, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[10] is freqw[10] at LCFF_X8_Y6_N3
freqw[10] = DFFEAS(A1L187, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--acc[9] is acc[9] at LCFF_X12_Y6_N19
acc[9] = DFFEAS(A1L30, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[9] is freqw[9] at LCFF_X12_Y11_N29
freqw[9] = DFFEAS(A1L185, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--acc[8] is acc[8] at LCFF_X12_Y6_N17
acc[8] = DFFEAS(A1L27, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--freqw[8] is freqw[8] at LCFF_X17_Y12_N23
freqw[8] = DFFEAS(A1L183, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );