Classic Timing Analyzer report for sort4
Sat May 16 22:05:47 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.191 ns   ; d[1] ; rd[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------+------+-------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From ; To    ;
+-----------------------------------------+-----------------------------------------------------+-----------------+------+-------+
; N/A                                     ; None                                                ; 16.191 ns       ; d[1] ; rd[0] ;
; N/A                                     ; None                                                ; 15.830 ns       ; d[0] ; rd[0] ;
; N/A                                     ; None                                                ; 15.754 ns       ; b[0] ; rd[0] ;
; N/A                                     ; None                                                ; 15.742 ns       ; d[1] ; rc[2] ;
; N/A                                     ; None                                                ; 15.663 ns       ; d[1] ; rc[1] ;
; N/A                                     ; None                                                ; 15.557 ns       ; b[1] ; rd[0] ;
; N/A                                     ; None                                                ; 15.554 ns       ; d[3] ; rd[0] ;
; N/A                                     ; None                                                ; 15.530 ns       ; b[3] ; rd[0] ;
; N/A                                     ; None                                                ; 15.383 ns       ; d[1] ; rd[1] ;
; N/A                                     ; None                                                ; 15.383 ns       ; d[1] ; rc[0] ;
; N/A                                     ; None                                                ; 15.381 ns       ; d[0] ; rc[2] ;
; N/A                                     ; None                                                ; 15.305 ns       ; b[0] ; rc[2] ;
; N/A                                     ; None                                                ; 15.302 ns       ; d[0] ; rc[1] ;
; N/A                                     ; None                                                ; 15.240 ns       ; b[2] ; rd[0] ;
; N/A                                     ; None                                                ; 15.226 ns       ; b[0] ; rc[1] ;
; N/A                                     ; None                                                ; 15.108 ns       ; b[1] ; rc[2] ;
; N/A                                     ; None                                                ; 15.105 ns       ; d[3] ; rc[2] ;
; N/A                                     ; None                                                ; 15.081 ns       ; b[3] ; rc[2] ;
; N/A                                     ; None                                                ; 15.079 ns       ; d[2] ; rd[0] ;
; N/A                                     ; None                                                ; 15.029 ns       ; b[1] ; rc[1] ;
; N/A                                     ; None                                                ; 15.026 ns       ; d[3] ; rc[1] ;
; N/A                                     ; None                                                ; 15.022 ns       ; d[0] ; rd[1] ;
; N/A                                     ; None                                                ; 15.022 ns       ; d[0] ; rc[0] ;
; N/A                                     ; None                                                ; 15.002 ns       ; b[3] ; rc[1] ;
; N/A                                     ; None                                                ; 14.972 ns       ; a[1] ; ra[1] ;