library ieee;
use ieee.std_logic_1164.all;
use ieee. std_logic_unsigned.all;
entity test is
port(data:out std_logic_vector(15 downto 0));
end test;
architecture rtl of test is 
begin

data<="1111111100000000";

end rtl;