?? test.vhd
字號(hào):
library ieee;
use ieee.std_logic_1164.all;
use ieee. std_logic_unsigned.all;
entity test is
port(data:out std_logic_vector(15 downto 0));
end test;
architecture rtl of test is
begin
data<="1111111100000000";
end rtl;
?? 快捷鍵說明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號(hào)
Ctrl + =
減小字號(hào)
Ctrl + -