本文利用Verilog HDL 語言自頂向下的設計方法設計多功能數字鐘,突出了其作為硬件描述語言的良好的可讀性、可移植性和易理解等優點,并通過Altera QuartusⅡ 4.1 和ModelSim SE 6.0 完成綜合、仿真。此程序通過下載到FPGA 芯片后,可應用于實際的數字鐘顯示中。
關鍵詞:Verilog HDL;硬件描述語言;FPGA
Abstract: In this paper, the process of designing multifunctional digital clock by the Verilog HDL top-down design method is presented, which has shown the readability, portability and easily understanding of Verilog HDL as a hard description language. Circuit synthesis and simulation are performed by Altera QuartusⅡ 4.1 and ModelSim SE 6.0. The program can be used in the truly digital clock display by downloading to the FPGA chip.
Keywords: Verilog HDL;hardware description language;FPGA
為了提高直接轉矩控制(DTC)系統定子磁鏈估計精度,降低電流、電壓測量的隨機誤差,提出了一種基于擴展卡爾曼濾波(EKF)實現異步電機轉子位置和速度估計的方法。擴展卡爾曼濾波器是建立在基于旋轉坐標系下由定子電流、電壓、轉子轉速和其它電機參量所構成的電機模型上,將定子電流、定子磁鏈、轉速和轉子角位置作為狀態變量,定子電壓為輸入變量,定子電流為輸出變量,通過對磁鏈和轉速的閉環控制提高定子磁鏈的估計精度,實現了異步電機的無速度傳感器直接轉矩控制策略,仿真結果驗證了該方法的可行性,提高了直接轉矩的控制性能。
Abstract:
In order to improve the Direct Torque Control(DTC) system of stator flux estimation accuracy and reduce the current, voltage measurement of random error, a novel method to estimate the speed and rotor position of asynchronous motor based on extended Kalman filter was introduced. EKF was based on d-p axis motor and other motor parameters (state vector: stator current, stator flux linkage, rotor angular speed and position; input: stator voltage; output: staror current). EKF was designed for stator flux and rotor speed estimation in close-loop control. It can improve the estimated accuracy of stator flux. It is possible to estimate the speed and rotor position and implement asynchronous motor drives without position and speed sensors. The simulation results show it is efficient and improves the control performance.