Verilog HDL Synthesis, A Practical Primer
·Verilog HDL Synthesis, A Practical Primer...
A-star技術資料
?? 資源總數：12157
?? 技術文檔：2
?? 源代碼：1072057
?? A-star全部資料 (12157個)
A SystemC-Primer.pdf
資料->【E】光盤論文->【E5】英文書籍->A SystemC-Primer.pdf...
02 calgary PhD A Java-Based Wireless Framework for Location-Based Services Applications.pdf
資料->【E】光盤論文->【E1】斯坦福博士論文->02 calgary PhD A Java-Based Wireless Framework for Location-Based Services...
MSP430定時器A測量脈沖寬度
MSP430定時器A測量脈沖寬度 附加程序和注釋詳解...
使用VHDL語言編寫的A/D轉換程序
使用VHDL語言編寫的A/D轉換程序，可在FPGA平臺使用...
This is a document for CYCLONE Develop Kits type LJ-FN300 FPGANIOS. Wish this would help you to find
This is a document for CYCLONE Develop Kits type LJ-FN300 FPGANIOS. Wish this would help you to find...
This brief introduce a kind of the framework construction to materialize the system. And an example
This brief introduce a kind of the framework construction to materialize the system. And an example ...
this is a sample about usb out transmission
this is a sample about usb out transmission,it s default installation is D:\\RedLogic\\RCII_samples,...
一篇關于CORDIC的文章A survey of CORDIC algorithms for FPGA based computers
一篇關于CORDIC的文章A survey of CORDIC algorithms for FPGA based computers...
采用FPGA模擬高動態GPS信號源中的C／A碼產生器
本文：采用了FPGA方法來模擬高動態(Global Position System GPS)信號源中的C／A碼產生器。C／A碼在GPS中實現分址、衛星信號粗捕和精碼(P碼)引導捕獲起著重要的作用，通過...