System will automatically delete the
上傳時(shí)間： 2013-09-05
上傳用戶：wujijunshi
鼠標(biāo)例程\r\n\r\ninstall_mouse \r\nremove_mouse \r\nmouse_x \r\nmouse_y \r\nmouse_b \r\nmouse_pos \r\nshow_mouse \r\nscare_mouse \r\nunscare_mouse \r\nfreeze_mouse_flag \r\nposition_mouse \r\nset_mouse_range \r\nset_mouse_speed \r\nset_mouse_sprite \r\nset_mou
上傳時(shí)間： 2013-09-06
上傳用戶：siguazgb
在這里可以進(jìn)行工作環(huán)境、界面和顯示效果的一些設(shè)定，執(zhí)行菜單\r\nSetup>User Preferences出現(xiàn)下面窗體，因?yàn)檫@里涉及的內(nèi)容比較多，而且很多功\r\n能都很少用到，所以下面只針對一些常用設(shè)置作介紹。
標(biāo)簽： Preference ALlegro User
上傳時(shí)間： 2013-09-06
上傳用戶：lbbyxmoran
skill語言在Cadence平臺二次開發(fā)中大量使用，在IC設(shè)計(jì)中也有應(yīng)用。\r\n本文關(guān)鍵詞：SKILL ALlegro二次開發(fā)參考 API函數(shù)
標(biāo)簽： Cadence skill 語言 二次開發(fā)
上傳時(shí)間： 2013-09-09
上傳用戶：edisonfather
ALlegro16.3教程1
上傳時(shí)間： 2013-11-16
上傳用戶：urgdil
In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.
標(biāo)簽： Efficient Verilog Digital Coding
上傳時(shí)間： 2013-11-22
上傳用戶：han_zh
This document was developed under the Standard Hardware and Reliability Program (SHARP) TechnologyIndependent Representation of Electronic Products (TIREP) project. It is intended for use by VHSIC HardwareDescription Language (VHDL) design engineers and is offered as guidance for the development of VHDL modelswhich are compliant with the VHDL Data Item Description (DID DI-EGDS-80811) and which can be providedto manufacturing engineering personnel for the development of production data and the subsequent productionof hardware. Most VHDL modeling performed to date has been concentrated at either the component level orat the conceptual system level. The assembly and sub-assembly levels have been largely disregarded. Under theSHARP TIREP project, an attempt has been made to help close this gap. The TIREP models are based upon lowcomplexity Standard Electronic Modules (SEM) of the format A configuration. Although these modules are quitesimple, it is felt that the lessons learned offer guidance which can readily be applied to a wide range of assemblytypes and complexities.
標(biāo)簽： Modelling Guide Navy VHDL
上傳時(shí)間： 2014-12-23
上傳用戶：xinhaoshan2016
請注意軟件勿用于商業(yè)用途，否則后果自負(fù)！請不要做拿手黨，好用大家享！頂起吧！解壓不成功時(shí)請把你們解壓軟件升級到最新版本！ 附件也有本人學(xué)習(xí)PADS9.3、CadenceALlegro16.5、orcad軟件以及教程一塊上傳，下載時(shí)最好不要用第三方軟件，直接保存就可以了。 PADS9.3安裝說明（兼容win7、xp）： 1.參考“PADS9.3圖文安裝方法(WIN7_XP)”完成軟件安裝。 2.參考“PADS9.3”完成破解！破解需要dos環(huán)境下完成，具體操作步驟教程有。 3.安裝目錄和源文件都不能是中文目錄 CadenceALlegro16.5（兼容win7、xp）兩個(gè)文件下載完成才能解壓，： 1.參考“真正的cadence_16.5_破解方法”按照操作步驟即可。 2.安裝目錄和源文件都不能是中文目錄 注意?。。?如果破解不成功有可能破解文件壞掉了，請把“Cadence_ALlegro16.5crack-修正破解方法”文件解壓，用里面破解文件重新破解一遍！
標(biāo)簽： CadenceALlegro PADS 16.5 win7
上傳時(shí)間： 2013-12-22
上傳用戶：butterfly2013
本文論述了狀態(tài)機(jī)的verilog編碼風(fēng)格,以及不同編碼風(fēng)格的優(yōu)缺點(diǎn)，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.
標(biāo)簽： Synthesis Machine Coding Styles
上傳時(shí)間： 2013-10-15
上傳用戶：dancnc
不需要多說什么了吧！
標(biāo)簽： Cadence_ALlegro_SPB 16.3 破解
上傳時(shí)間： 2013-10-26
上傳用戶：xiaojie
蟲蟲下載站版權(quán)所有 京ICP備2021023401號-1
