·SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based DESign. First, modeling ver
標(biāo)簽：
nbsp
SystemVerilog
DESign
for
上傳時(shí)間：
2013-07-14
上傳用戶：ainimao
