亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲(chóng)蟲(chóng)首頁(yè)| 資源下載| 資源專輯| 精品軟件
登錄| 注冊(cè)

Ic-FOR

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    標(biāo)簽: Efficient Verilog Digital Coding

    上傳時(shí)間: 2013-11-22

    上傳用戶:han_zh

  • State Machine Coding Styles for Synthesis

      本文論述了狀態(tài)機(jī)的verilog編碼風(fēng)格,以及不同編碼風(fēng)格的優(yōu)缺點(diǎn),Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.

    標(biāo)簽: Synthesis Machine Coding Styles

    上傳時(shí)間: 2013-10-15

    上傳用戶:dancnc

  • 模擬IC性能的權(quán)衡 模擬到數(shù)字化設(shè)計(jì)的挑戰(zhàn)

    Abstract: Many digital devices incorporate analog circuits. For instance, microprocessors, applicationspecificintegrated circuits (ASICs), and field-programmable gate arrays (FPGAs) may have internalvoltage references, analog-to-digital converters (ADCs) or digital-to-analog converters (DACs). However,there are challenges when you integrate more analog onto a digital design. As with all things in life, inelectronics we must always trade one parameter for another, with the application dictating the propertrade-off of analog function. In this application note, we examine how the demand for economy of spaceand cost pushes analog circuits onto digital substrates, and what design challenges emerge.  

    標(biāo)簽: 模擬IC 性能 模擬 數(shù)字化設(shè)計(jì)

    上傳時(shí)間: 2013-11-17

    上傳用戶:菁菁聆聽(tīng)

  • 正確的混合信號(hào)設(shè)計(jì)印刷電路板(PCB)的接地

    Abstract: This tutorial discusses proper printed-circuit board (PCB) grounding for mixed-signal designs. Formost applications a simple method without cuts in the ground plane allows for successful PCB layouts withthis kind of IC. We begin this document with the basics: where the current flows. Later, we describe how toplace components and route signal traces to minimize problems with crosstalk. Finally, we move on toconsider power supply-currents and end by discussing how to extend what we have learned to circuits withmultiple mixed-signal ICs.

    標(biāo)簽: PCB 印刷電路板 混合信號(hào)

    上傳時(shí)間: 2013-11-04

    上傳用戶:pol123

  • MEMS麥克風(fēng)有助于提高系統(tǒng)設(shè)計(jì)效率

    A MEMS microphone IC is unique among Analog Devices, Inc., products in that its input is an acoustic pressure wave. For this reason, some specifications included in the data sheets for these parts may not be familiar, or familiar specifications may be applied in unfamiliar ways. This application note explains the specifica-tions and terms found in MEMS microphone data sheets so that the microphone can be appropriately designed into a system.

    標(biāo)簽: MEMS 麥克風(fēng) 系統(tǒng)設(shè)計(jì) 效率

    上傳時(shí)間: 2013-10-31

    上傳用戶:masochism

  • 二極管導(dǎo)通開(kāi)關(guān)穩(wěn)壓器引發(fā)的故障時(shí)間

      Most circuit designers are familiar with diode dynamiccharacteristics such as charge storage, voltage dependentcapacitance and reverse recovery time. Less commonlyacknowledged and manufacturer specifi ed is diode forwardturn-on time. This parameter describes the timerequired for a diode to turn on and clamp at its forwardvoltage drop. Historically, this extremely short time, unitsof nanoseconds, has been so small that user and vendoralike have essentially ignored it. It is rarely discussed andalmost never specifi ed. Recently, switching regulator clockrate and transition time have become faster, making diodeturn-on time a critical issue. Increased clock rates aremandated to achieve smaller magnetics size; decreasedtransition times somewhat aid overall effi ciency but areprincipally needed to minimize IC heat rise. At clock speedsbeyond about 1MHz, transition time losses are the primarysource of die heating.

    標(biāo)簽: 二極管 導(dǎo)通 開(kāi)關(guān)穩(wěn)壓器

    上傳時(shí)間: 2013-10-10

    上傳用戶:誰(shuí)偷了我的麥兜

  • 獨(dú)特的IC BUFFER增強(qiáng)運(yùn)算放大器設(shè)計(jì)

    This note describes some of the unique IC design techniques incorporated into a fast, monolithic power buffer, the LT1010. Also, some application ideas are described such as capacitive load driving, boosting fast op amp output current and power supply circuits.

    標(biāo)簽: BUFFER 運(yùn)算 放大器設(shè)計(jì)

    上傳時(shí)間: 2013-11-12

    上傳用戶:671145514

  • 射頻集成電路設(shè)計(jì)John Rogers(Radio Freq

    Radio Frequency Integrated Circuit Design I enjoyed reading this book for a number of reasons. One reason is that itaddresses high-speed analog design in the context of microwave issues. This isan advanced-level book, which should follow courses in basic circuits andtransmission lines. Most analog integrated circuit designers in the past workedon applications at low enough frequency that microwave issues did not arise.As a consequence, they were adept at lumped parameter circuits and often notcomfortable with circuits where waves travel in space. However, in order todesign radio frequency (RF) communications integrated circuits (IC) in thegigahertz range, one must deal with transmission lines at chip interfaces andwhere interconnections on chip are far apart. Also, impedance matching isaddressed, which is a topic that arises most often in microwave circuits. In mycareer, there has been a gap in comprehension between analog low-frequencydesigners and microwave designers. Often, similar issues were dealt with in twodifferent languages. Although this book is more firmly based in lumped-elementanalog circuit design, it is nice to see that microwave knowledge is brought inwhere necessary.Too many analog circuit books in the past have concentrated first on thecircuit side rather than on basic theory behind their application in communications.The circuits usually used have evolved through experience, without asatisfying intellectual theme in describing them. Why a given circuit works bestcan be subtle, and often these circuits are chosen only through experience. Forthis reason, I am happy that the book begins first with topics that require anintellectual approach—noise, linearity and filtering, and technology issues. Iam particularly happy with how linearity is introduced (power series). In therest of the book it is then shown, with specific circuits and numerical examples,how linearity and noise issues arise.

    標(biāo)簽: Rogers Radio John Freq

    上傳時(shí)間: 2014-12-23

    上傳用戶:han_zh

  • 可編輯程邏輯及IC開(kāi)發(fā)領(lǐng)域的EDA工具介紹

    EDA (Electronic Design Automation)即“電子設(shè)計(jì)自動(dòng)化”,是指以計(jì)算機(jī)為工作平臺(tái),以EDA軟件為開(kāi)發(fā)環(huán)境,以硬件描述語(yǔ)言為設(shè)計(jì)語(yǔ)言,以可編程器件PLD為實(shí)驗(yàn)載體(包括CPLD、FPGA、EPLD等),以集成電路芯片為目標(biāo)器件的電子產(chǎn)品自動(dòng)化設(shè)計(jì)過(guò)程。“工欲善其事,必先利其器”,因此,EDA工具在電子系統(tǒng)設(shè)計(jì)中所占的份量越來(lái)越高。下面就介紹一些目前較為流行的EDA工具軟件。 PLD 及IC設(shè)計(jì)開(kāi)發(fā)領(lǐng)域的EDA工具,一般至少要包含仿真器(Simulator)、綜合器(Synthesizer)和配置器(Place and Routing, P&R)等幾個(gè)特殊的軟件包中的一個(gè)或多個(gè),因此這一領(lǐng)域的EDA工具就不包括Protel、PSpice、Ewb等原理圖和PCB板設(shè)計(jì)及電路仿真軟件。目前流行的EDA工具軟件有兩種分類方法:一種是按公司類別進(jìn)行分類,另一種是按功能進(jìn)行劃分。 若按公司類別分,大體可分兩類:一類是EDA 專業(yè)軟件公司,業(yè)內(nèi)最著名的三家公司是Cadence、Synopsys和Mentor Graphics;另一類是PLD器件廠商為了銷售其產(chǎn)品而開(kāi)發(fā)的EDA工具,較著名的公司有Altera、Xilinx、lattice等。前者獨(dú)立于半導(dǎo)體器件廠商,具有良好的標(biāo)準(zhǔn)化和兼容性,適合于學(xué)術(shù)研究單位使用,但系統(tǒng)復(fù)雜、難于掌握且價(jià)格昂貴;后者能針對(duì)自己器件的工藝特點(diǎn)作出優(yōu)化設(shè)計(jì),提高資源利用率,降低功耗,改善性能,比較適合產(chǎn)品開(kāi)發(fā)單位使用。 若按功能分,大體可以分為以下三類。 (1) 集成的PLD/FPGA開(kāi)發(fā)環(huán)境 由半導(dǎo)體公司提供,基本上可以完成從設(shè)計(jì)輸入(原理圖或HDL)→仿真→綜合→布線→下載到器件等囊括所有PLD開(kāi)發(fā)流程的所有工作。如Altera公司的MaxplusⅡ、QuartusⅡ,Xilinx公司的ISE,Lattice公司的 ispDesignExpert等。其優(yōu)勢(shì)是功能全集成化,可以加快動(dòng)態(tài)調(diào)試,縮短開(kāi)發(fā)周期;缺點(diǎn)是在綜合和仿真環(huán)節(jié)與專業(yè)的軟件相比,都不是非常優(yōu)秀的。 (2) 綜合類 這類軟件的功能是對(duì)設(shè)計(jì)輸入進(jìn)行邏輯分析、綜合和優(yōu)化,將硬件描述語(yǔ)句(通常是系統(tǒng)級(jí)的行為描述語(yǔ)句)翻譯成最基本的與或非門的連接關(guān)系(網(wǎng)表),導(dǎo)出給PLD/FPGA廠家的軟件進(jìn)行布局和布線。為了優(yōu)化結(jié)果,在進(jìn)行較復(fù)雜的設(shè)計(jì)時(shí),基本上都使用這些專業(yè)的邏輯綜合軟件,而不采用廠家提供的集成PLD/FPGA開(kāi)發(fā)工具。如Synplicity公司的Synplify、Synopsys公司的FPGAexpress、FPGA Compiler Ⅱ等。 (3) 仿真類 這類軟件的功能是對(duì)設(shè)計(jì)進(jìn)行模擬仿真,包括布局布線(P&R)前的“功能仿真”(也叫“前仿真”)和P&R后的包含了門延時(shí)、線延時(shí)等的“時(shí)序仿真”(也叫“后仿真”)。復(fù)雜一些的設(shè)計(jì),一般需要使用這些專業(yè)的仿真軟件。因?yàn)橥瑯拥脑O(shè)計(jì)輸入,專業(yè)軟件的仿真速度比集成環(huán)境的速度快得多。此類軟件最著名的要算Model Technology公司的Modelsim,Cadence公司的NC-Verilog/NC-VHDL/NC-SIM等。 以上介紹了一些具代表性的EDA 工具軟件。它們?cè)谛阅苌细饔兴L(zhǎng),有的綜合優(yōu)化能力突出,有的仿真模擬功能強(qiáng),好在多數(shù)工具能相互兼容,具有互操作性。比如Altera公司的 QuartusII集成開(kāi)發(fā)工具,就支持多種第三方的EDA軟件,用戶可以在QuartusII軟件中通過(guò)設(shè)置直接調(diào)用Modelsim和 Synplify進(jìn)行仿真和綜合。 如果設(shè)計(jì)的硬件系統(tǒng)不是很大,對(duì)綜合和仿真的要求不是很高,那么可以在一個(gè)集成的開(kāi)發(fā)環(huán)境中完成整個(gè)設(shè)計(jì)流程。如果要進(jìn)行復(fù)雜系統(tǒng)的設(shè)計(jì),則常規(guī)的方法是多種EDA工具協(xié)調(diào)工作,集各家之所長(zhǎng)來(lái)完成設(shè)計(jì)流程。

    標(biāo)簽: EDA 編輯 邏輯

    上傳時(shí)間: 2013-11-19

    上傳用戶:wxqman

  • IC設(shè)計(jì)cadence教程ppt版

    IC設(shè)計(jì)cadence教程ppt版

    標(biāo)簽: cadence IC設(shè)計(jì) 教程

    上傳時(shí)間: 2013-12-30

    上傳用戶:qiao8960

主站蜘蛛池模板: 沛县| 秦皇岛市| 瓮安县| 融水| 石景山区| 美姑县| 文山县| 进贤县| 郴州市| 峨眉山市| 莱州市| 金平| 平南县| 雅江县| 运城市| 乾安县| 宝丰县| 两当县| 万盛区| 湘乡市| 天门市| 台江县| 乌拉特后旗| 天祝| 邢台市| 台湾省| 鹤庆县| 台中市| 靖安县| 娱乐| 南靖县| 大余县| 凭祥市| 商南县| 于田县| 潢川县| 凉城县| 汶川县| 禹城市| 自治县| 五华县|