JPeg Steganography
Please read your package and describe it at least 40 bytes.
System will automatically delete the directory of debug and release, so please do not put files on these two directory.
Pure hardware JPeg Encoder design. Package includes vhdl source code, test bench, detail design document. Written in VHDL. Verified on Xilinx XC4VLX25. Rncode 320x240 bmp picture in 3ms at 50 quality, 100Mhz clock.
