本文利用Verilog HDL 語(yǔ)言自頂向下的設(shè)計(jì)方法設(shè)計(jì)多功能數(shù)字鐘,突出了其作為硬件描述語(yǔ)言的良好的可讀性、可移植性和易理解等優(yōu)點(diǎn),并通過(guò)Altera QuartusⅡ 4.1 和ModelSim SE 6.0 完成綜合、仿真。此程序通過(guò)下載到FPGA 芯片后,可應(yīng)用于實(shí)際的數(shù)字鐘顯示中。 關(guān)鍵詞:Verilog HDL;硬件描述語(yǔ)言;FPGA Abstract: In this paper, the process of designing multifunctional digital clock by the Verilog HDL top-down design method is presented, which has shown the readability, portability and easily understanding of Verilog HDL as a hard description language. Circuit synthesis and simulation are performed by Altera QuartusⅡ 4.1 and ModelSim SE 6.0. The program can be used in the truly digital clock display by downloading to the FPGA chip. Keywords: Verilog HDL;hardware description language;FPGA
標(biāo)簽: Verilog HDL 多功能 數(shù)字
上傳時(shí)間: 2013-11-10
上傳用戶(hù):hz07104032
第一部分 信號(hào)完整性知識(shí)基礎(chǔ).................................................................................5第一章 高速數(shù)字電路概述.....................................................................................51.1 何為高速電路...............................................................................................51.2 高速帶來(lái)的問(wèn)題及設(shè)計(jì)流程剖析...............................................................61.3 相關(guān)的一些基本概念...................................................................................8第二章 傳輸線理論...............................................................................................122.1 分布式系統(tǒng)和集總電路.............................................................................122.2 傳輸線的RLCG 模型和電報(bào)方程...............................................................132.3 傳輸線的特征阻抗.....................................................................................142.3.1 特性阻抗的本質(zhì).................................................................................142.3.2 特征阻抗相關(guān)計(jì)算.............................................................................152.3.3 特性阻抗對(duì)信號(hào)完整性的影響.........................................................172.4 傳輸線電報(bào)方程及推導(dǎo).............................................................................182.5 趨膚效應(yīng)和集束效應(yīng).................................................................................232.6 信號(hào)的反射.................................................................................................252.6.1 反射機(jī)理和電報(bào)方程.........................................................................252.6.2 反射導(dǎo)致信號(hào)的失真問(wèn)題.................................................................302.6.2.1 過(guò)沖和下沖.....................................................................................302.6.2.2 振蕩:.............................................................................................312.6.3 反射的抑制和匹配.............................................................................342.6.3.1 串行匹配.........................................................................................352.6.3.1 并行匹配.........................................................................................362.6.3.3 差分線的匹配.................................................................................392.6.3.4 多負(fù)載的匹配.................................................................................41第三章 串?dāng)_的分析...............................................................................................423.1 串?dāng)_的基本概念.........................................................................................423.2 前向串?dāng)_和后向串?dāng)_.................................................................................433.3 后向串?dāng)_的反射.........................................................................................463.4 后向串?dāng)_的飽和.........................................................................................463.5 共模和差模電流對(duì)串?dāng)_的影響.................................................................483.6 連接器的串?dāng)_問(wèn)題.....................................................................................513.7 串?dāng)_的具體計(jì)算.........................................................................................543.8 避免串?dāng)_的措施.........................................................................................57第四章 EMI 抑制....................................................................................................604.1 EMI/EMC 的基本概念..................................................................................604.2 EMI 的產(chǎn)生..................................................................................................614.2.1 電壓瞬變.............................................................................................614.2.2 信號(hào)的回流.........................................................................................624.2.3 共模和差摸EMI ..................................................................................634.3 EMI 的控制..................................................................................................654.3.1 屏蔽.....................................................................................................654.3.1.1 電場(chǎng)屏蔽.........................................................................................654.3.1.2 磁場(chǎng)屏蔽.........................................................................................674.3.1.3 電磁場(chǎng)屏蔽.....................................................................................674.3.1.4 電磁屏蔽體和屏蔽效率.................................................................684.3.2 濾波.....................................................................................................714.3.2.1 去耦電容.........................................................................................714.3.2.3 磁性元件.........................................................................................734.3.3 接地.....................................................................................................744.4 PCB 設(shè)計(jì)中的EMI.......................................................................................754.4.1 傳輸線RLC 參數(shù)和EMI ........................................................................764.4.2 疊層設(shè)計(jì)抑制EMI ..............................................................................774.4.3 電容和接地過(guò)孔對(duì)回流的作用.........................................................784.4.4 布局和走線規(guī)則.................................................................................79第五章 電源完整性理論基礎(chǔ)...............................................................................825.1 電源噪聲的起因及危害.............................................................................825.2 電源阻抗設(shè)計(jì).............................................................................................855.3 同步開(kāi)關(guān)噪聲分析.....................................................................................875.3.1 芯片內(nèi)部開(kāi)關(guān)噪聲.............................................................................885.3.2 芯片外部開(kāi)關(guān)噪聲.............................................................................895.3.3 等效電感衡量SSN ..............................................................................905.4 旁路電容的特性和應(yīng)用.............................................................................925.4.1 電容的頻率特性.................................................................................935.4.3 電容的介質(zhì)和封裝影響.....................................................................955.4.3 電容并聯(lián)特性及反諧振.....................................................................955.4.4 如何選擇電容.....................................................................................975.4.5 電容的擺放及Layout ........................................................................99第六章 系統(tǒng)時(shí)序.................................................................................................1006.1 普通時(shí)序系統(tǒng)...........................................................................................1006.1.1 時(shí)序參數(shù)的確定...............................................................................1016.1.2 時(shí)序約束條件...................................................................................1063.2 高速設(shè)計(jì)的問(wèn)題.......................................................................................2093.3 SPECCTRAQuest SI Expert 的組件.......................................................2103.3.1 SPECCTRAQuest Model Integrity .................................................2103.3.2 SPECCTRAQuest Floorplanner/Editor .........................................2153.3.3 Constraint Manager .......................................................................2163.3.4 SigXplorer Expert Topology Development Environment .......2233.3.5 SigNoise 仿真子系統(tǒng)......................................................................2253.3.6 EMControl .........................................................................................2303.3.7 SPECCTRA Expert 自動(dòng)布線器.......................................................2303.4 高速設(shè)計(jì)的大致流程...............................................................................2303.4.1 拓?fù)浣Y(jié)構(gòu)的探索...............................................................................2313.4.2 空間解決方案的探索.......................................................................2313.4.3 使用拓?fù)淠0弪?qū)動(dòng)設(shè)計(jì)...................................................................2313.4.4 時(shí)序驅(qū)動(dòng)布局...................................................................................2323.4.5 以約束條件驅(qū)動(dòng)設(shè)計(jì).......................................................................2323.4.6 設(shè)計(jì)后分析.......................................................................................233第四章 SPECCTRAQUEST SIGNAL EXPLORER 的進(jìn)階運(yùn)用..........................................2344.1 SPECCTRAQuest Signal Explorer 的功能包括:................................2344.2 圖形化的拓?fù)浣Y(jié)構(gòu)探索...........................................................................2344.3 全面的信號(hào)完整性(Signal Integrity)分析.......................................2344.4 完全兼容 IBIS 模型...............................................................................2344.5 PCB 設(shè)計(jì)前和設(shè)計(jì)的拓?fù)浣Y(jié)構(gòu)提取.......................................................2354.6 仿真設(shè)置顧問(wèn)...........................................................................................2354.7 改變?cè)O(shè)計(jì)的管理.......................................................................................2354.8 關(guān)鍵技術(shù)特點(diǎn)...........................................................................................2364.8.1 拓?fù)浣Y(jié)構(gòu)探索...................................................................................2364.8.2 SigWave 波形顯示器........................................................................2364.8.3 集成化的在線分析(Integration and In-process Analysis) .236第五章 部分特殊的運(yùn)用...............................................................................2375.1 Script 指令的使用..................................................................................2375.2 差分信號(hào)的仿真.......................................................................................2435.3 眼圖模式的使用.......................................................................................249第四部分:HYPERLYNX 仿真工具使用指南............................................................251第一章 使用LINESIM 進(jìn)行前仿真.......................................................................2511.1 用LineSim 進(jìn)行仿真工作的基本方法...................................................2511.2 處理信號(hào)完整性原理圖的具體問(wèn)題.......................................................2591.3 在LineSim 中如何對(duì)傳輸線進(jìn)行設(shè)置...................................................2601.4 在LineSim 中模擬IC 元件.....................................................................2631.5 在LineSim 中進(jìn)行串?dāng)_仿真...................................................................268第二章 使用BOARDSIM 進(jìn)行后仿真......................................................................2732.1 用BOARDSIM 進(jìn)行后仿真工作的基本方法...................................................2732.2 BoardSim 的進(jìn)一步介紹..........................................................................2922.3 BoardSim 中的串?dāng)_仿真..........................................................................309
標(biāo)簽: PCB 內(nèi)存 仿真技術(shù)
上傳時(shí)間: 2013-11-07
上傳用戶(hù):aa7821634
The power of programmability gives industrial automation designers a highly efficient, cost-effective alternative to traditional motor control units (MCUs)。 The parallel-processing power, fast computational speeds, and connectivity versatility of Xilinx® FPGAs can accelerate the implementation of advanced motor control algorithms such as Field Oriented Control (FOC)。 Additionally, Xilinx devices lower costs with greater on-chip integration of system components and shorten latencies with high-performance digital signal processing (DSP) that can tackle compute-intensive functions such as PID Controller, Clark/Park transforms, and Space Vector PWM. The Xilinx Spartan®-6 FPGA Motor Control Development Kit gives designers an ideal starting point for evaluating time-saving, proven, motor-control reference designs. The kit also shortens the process of developing custom control capabilities, with integrated peripheral functions (Ethernet, PowerLink, and PCI® Express), a motor-control FPGA mezzanine card (FMC) with built-in Texas Instruments motor drivers and high-precision Delta-Sigma modulators, and prototyping support for evaluating alternative front-end circuitry.
標(biāo)簽: 賽靈思 電機(jī)控制 開(kāi)發(fā)套件 英文
上傳時(shí)間: 2013-10-28
上傳用戶(hù):wujijunshi
sheerdns is a master DNS server whose zone records are stored on a One-Record-Per-File bases. Because of this, it is the simplest of any DNS to configure, the easiest to update, and the most efficient for networks that experience a lot of updates (for example master servers for dynamic IP address ranges). You never have to restart it; any updates are available immediately without having to notify the sheerdns process. 來(lái)源: http://freshmeat.net/projects/sheerdns/?topic_id=149 sheerdns是一個(gè)主DNS服務(wù)器,它的域記錄保存在一個(gè)One-Record-Per-File(每文件一個(gè)記錄)的庫(kù)中。因此,它是最簡(jiǎn)單的DNS配制,最容易更新,對(duì)于有大量更新的網(wǎng)絡(luò)(如動(dòng)態(tài)IP地址范圍的主服務(wù)器)來(lái)說(shuō)它是最高效的。你不必重新啟動(dòng)它,任何更新不用通知對(duì)應(yīng)DNS進(jìn)程就可以立即生效。
標(biāo)簽: One-Record-Per-File sheerdns records Becaus
上傳時(shí)間: 2015-01-10
上傳用戶(hù):wyc199288
基本矩陣運(yùn)算 : + - *, power, transpose, trace, determinant, minor, matrix of minor, cofactor, matrix of cofactor, adjoint, inverse, gauss, gaussjordan, linear transformation, LU decomposition , Gram-Schmidt process, similarity. b) Basic vectors functions : norm, distance, innerproduct,coldim, rowdim, rank, nullity. *
標(biāo)簽: matrix minor determinant transpose
上傳時(shí)間: 2013-12-09
上傳用戶(hù):541657925
用系統(tǒng)調(diào)用signal()讓父進(jìn)程捕捉鍵盤(pán)上來(lái)的中斷信號(hào)(按Ctrl-C鍵);當(dāng)捕捉到中斷信號(hào)后,父進(jìn)程用系統(tǒng)調(diào)用kill()向兩個(gè)子進(jìn)程發(fā)出信號(hào),子進(jìn)程捕捉到信號(hào)后分別輸出下列信息后終止: Child Process 1 is Killed by Parent! Child Process 2 is Killed by Parent! 父進(jìn)程等待兩個(gè)子進(jìn)程終止后,輸出如下的信息后終止: Parent Process is Killed!
標(biāo)簽: signal Ctrl-C 中斷 信號(hào)
上傳時(shí)間: 2015-02-27
上傳用戶(hù):ywqaxiwang
項(xiàng)目描述: Env_audit is a program that ferrets out everything it can about the environment. It looks for process IDs, UID, GID, signal masks, umask, priority, file descriptors, and environmental variables. It comes with test configurations for anacron, apache, atd, crond, GDB, inittab, logrotate, PHP, pppd, procmail, rsh, rxvt, sendmail, SSH, stunnel, sudo, xinetd, and xterm. env_audit是一個(gè)搜索有關(guān)環(huán)境的所有東西的程序。它查詢(xún)進(jìn)程IDs,UID, GID,信號(hào)掩碼,umask,優(yōu)先權(quán),文件描述符,和環(huán)境變量。它提供了用于anacron, apache, atd, crond, GDB, inittab, logrotate, PHP, pppd, procmail, rsh, rxvt, sendmail, SSH, stunnel, sudo, xinetd, 和xterm的測(cè)試配置。 類(lèi)別: Development Status: 5 - Production/Stable Environment: Console (Text Based) Intended Audience: System Administrators License: GNU General Public License (GPL) Operating System: POSIX Topic: Security
標(biāo)簽: environment everything Env_audit ferrets
上傳時(shí)間: 2013-12-02
上傳用戶(hù):qweqweqwe
Description: C4.5Rule-PANE is a rule learning method which could generate accurate and comprehensible symbolic rules, through regarding a neural network ensemble as a pre-process of a rule inducer. Reference: Z.-H. Zhou and Y. Jiang. Medical diagnosis with C4.5 rule preceded by artificial neural network ensemble. IEEE Transactions on Information Technology in Biomedicine, 2003, vol.7, no.1, pp.37-42. 使用神經(jīng)網(wǎng)絡(luò)集成方法診斷糖尿病,肝炎,乳腺癌癥的案例研究.
標(biāo)簽: comprehensibl Description Rule-PANE accurate
上傳時(shí)間: 2013-11-30
上傳用戶(hù):wcl168881111111
Quality, object.oriented architecture is the product of careful study, decision making, and experimentation. At a minimum, the object.oriented architecture process includes farming of requirements, architecture mining, and hands.on experience. Ideally, object.oriented architecture comprises a set of high.quality design decisions that provide benefits throughout the life cycle of the system.
標(biāo)簽: architecture decision oriented Quality
上傳時(shí)間: 2014-10-28
上傳用戶(hù):love_stanford
This document describes the MPI and MPI standards They are both extensions to the MPI standard The MPI part of the document contains clarications and corrections to the MPI standard and denes MPI The MPI part of the document describes additions to the MPI standard and denes MPI These include miscellaneous topics process creation and management onesided communications extended collective operations external interfaces IO and additional language bindings
標(biāo)簽: MPI extensions describes the
上傳時(shí)間: 2015-05-15
上傳用戶(hù):CHENKAI
蟲(chóng)蟲(chóng)下載站版權(quán)所有 京ICP備2021023401號(hào)-1