<del id="44owq"></del>
<fieldset id="44owq"></fieldset>
<strike id="44owq"></strike>
<abbr id="44owq"></abbr> MCS-96單片機(jī)A_D轉(zhuǎn)換器應(yīng)用，包括查詢式方法和中斷方法。查詢法通過(guò)檢測(cè)AD_RESULT（LO）中的S位來(lái)判定A/D轉(zhuǎn)換是否完成，中斷方法用來(lái)實(shí)現(xiàn)多任務(wù)處理。
上傳時(shí)間： 2014-01-11
上傳用戶：playboys0
This MATLAB code simulates the effects of amplitude variation between modulators for the wireless LO.該程序分析由于本振信號(hào)幅度動(dòng)態(tài)變化對(duì)調(diào)制器的影響。
標(biāo)簽： modulators amplitude simulates the
上傳時(shí)間： 2016-12-09
上傳用戶：pinksun9
Extension packages to Bayes Blocks library, reported in "Nonlinear independent factor analysis by hierarchical models" (Valpola, Ö stman and Karhunen, 2003).
標(biāo)簽： independent Extension Nonlinear packages
上傳時(shí)間： 2016-12-16
上傳用戶：天涯
This document describes how to switch to and program the unisersal serial bus (USB) analog phase-locked loop (APLL) on the C5506/C5507/C5509A devices. Example assembly programs for programming and switching to and from the APLL are also provided in the attached zip file. It is assumed that the reader is familiar with the use and operation of the C5506/C5507/C5509A USB digital phase-locked loop (DPLL) and C55x™ Digital Signal Processor (DSP) IDLE procedures.
標(biāo)簽： describes unisersal document phase-lo
上傳時(shí)間： 2014-01-13
上傳用戶：hustfanenze
fading 在無(wú)線中的應(yīng)用，計(jì)算lo
標(biāo)簽： fading 無(wú)線 中的應(yīng)用
上傳時(shí)間： 2013-12-14
上傳用戶：aig85
A user-space device driver can do many of the things that kernel drivers can t, such as perform a long-running computation, block while waiting for an event, or read files from the file system. Unlike kernel drivers, a user-space device driver can use other device drivers--that is, access the network, talk to a serial port, get interactive input from the user, pop up GUI windows, or read from disks. User-space drivers implemented using FUSD can be much easier to debug it is impossible for them to crash the machine, are easily traceable using tools such as gdb, and can be killed and restarted without rebooting even if they become corrupted. FUSD drivers don t have to be in C--Perl, Python, or any other language that knows how to read from and write to a file descriptor can work with FUSD. User-space drivers can be swapped out, whereas kernel drivers lock physical memory.
標(biāo)簽： user-space can drivers perform
上傳時(shí)間： 2014-01-01
上傳用戶：saharawalker
Besides enhanced looks and advanced features, one of the best things about Swing is its pluggable look and feel (PLAF). PLAF architecture allows seamless changes in the appearance of an application and the way an application interacts with the user. However, designing and developing a PLAF is much more exhaustive and complex. On the other hand, themes provide a simple alternative to change look and feel of the swing application. Themes are easier to implement and they enhance the visual appeal of the application UI using the default Java look and feel. Theme mechanism allows a developer to easily specify the default colors, fonts and icons used by the look and feel (L&F). It allows developers to write their own themes giving them a choice to show their application GUI the way they want it, rather than depending on the defaults provided by the system.
標(biāo)簽： pluggable enhanced advanced features
上傳時(shí)間： 2014-01-23
上傳用戶：253189838
基于 TestDirector 的軟件自動(dòng)化測(cè)試系統(tǒng)的設(shè)計(jì) 介紹了軟件自動(dòng)化測(cè)試技術(shù)和 Mercury Interactive 公司的3 個(gè)測(cè)試工具：TestDirector、WinRunner和LoadRunner
標(biāo)簽： TestDirector Interactive WinRunner Mercury
上傳時(shí)間： 2017-07-20
上傳用戶：BOBOniu
測(cè)試過(guò)的uCOS在PC下的可用環(huán)境，因?yàn)?lnk在windows下被當(dāng)成快捷方式，所以都改成了“test.lo”,同時(shí)修改了MAK文件，避免了不識(shí)別。
標(biāo)簽： uCOS 測(cè)試 環(huán)境
上傳時(shí)間： 2017-07-28
上傳用戶：lixinxiang
對(duì)vga接口做了詳細(xì)的介紹，并且有一 ·三段式Verilog的IDE程序，但只有DMA ·電子密碼鎖，基于fpga實(shí)現(xiàn)，密碼正 ·IIR、FIR、FFT各模塊程序設(shè)計(jì)例程， ·基于邏輯工具的以太網(wǎng)開(kāi)發(fā)，基于邏 ·自己寫(xiě)的一個(gè)測(cè)溫元件（ds18b20）的 ·光纖通信中的SDH數(shù)據(jù)幀解析及提取的 ·VHDL Programming by Example（McGr ·這是CAN總線控制器的IP核，源碼是由 ·FPGA設(shè)計(jì)的SDRAM控制器，有仿真代碼 ·xilinx fpga 下的IDE控制器原代碼, ·用verilog寫(xiě)的，基于查表法實(shí)現(xiàn)的LO ·精通verilog HDL語(yǔ)言編
上傳時(shí)間： 2014-12-04
上傳用戶：colinal
蟲(chóng)蟲(chóng)下載站版權(quán)所有 京ICP備2021023401號(hào)-1
<fieldset id="g0uao"></fieldset>
<abbr id="g0uao"></abbr>