Individual files are available in the following Links:
Bessjy -- Bessel functions Jn and Yn for real argument and integer or real order.
Bessik -- Modified Bessel function In and Kn for real argument and integer or real order.
CBessjy -- Bessel functions Jv and Yv for real or complex arguments and real order.
CBessik -- Modified Bessel functions Iv and Kv for complex arguments and real order.
VHDL實現SPI功能源代碼
-- The SPI bus is a 3 wire bus that in effect Links a serial shift
-- register between the "master" and the "slave". Typically both the
-- master and slave have an 8 bit shift register so the combined
-- register is 16 bits. When an SPI transfer takes place, the master and
-- slave shift their shift registers 8 bits and thus exchange their 8
-- bit register values.
Use the Links below to download a source distribution of Ant from one of our mirrors. It is good practice to verify the integrity of the distribution files, especially if you are using one of our mirror sites. In order to do this you must use the signatures from our main distribution directory.
Ant is distributed as zip, tar.gz and tar.bz2 archives - the contents are the same. Please note that the tar.* archives contain file names longer than 100 characters and have been created using GNU tar extensions. Thus they must be untarred with a GNU compatible version of tar.
If you do not see the file you need in the Links below, please see the master distribution directory or, preferably, its mirror.
This mambot adds to the external Links in a content the text “ target="_blank"” . Thus, all the Links pointing to external sites will be opened in a new window.
Telecommunication, satellite Links and set-top boxes allrequire tuning a high frequency oscillator. The actualtuning element is a varactor diode, a 2-terminal device thatchanges capacitance as a function of reverse bias voltage.1 The oscillator is part of a frequency synthesizingloop, as detailed in Figure 1. A phase locked loop (PLL)compares a divided down representation of the oscillatorwith a frequency reference. The PLL’s output is levelshifted to provide the high voltage necessary to bias thevaractor, which closes a feedback loop by voltage tuningthe oscillator. This loop forces the voltage controlledoscillator (VCO) to operate at a frequency determined bythe frequency reference and the divider’s division ratio.
Linear Technology offers some of the highest performance RF and signal chain solutions for wireless and cellularinfrastructure. These products support worldwide standards including, LTE, WiMAX, GSM,W-CDMA, TD-SCDMA,CDMA, and CDMA2000. Other wireless systems include broadband microwave data Links, secure communications,satellite receivers, broadband wireless access, wireless broadcast systems, RFID readers and cable infrastructure
