亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

MODELS

  • US Navy VHDL Modelling Guide

      This document was developed under the Standard Hardware and Reliability Program (SHARP) TechnologyIndependent Representation of Electronic Products (TIREP) project. It is intended for use by VHSIC HardwareDescription Language (VHDL) design engineers and is offered as guidance for the development of VHDL MODELSwhich are compliant with the VHDL Data Item Description (DID DI-EGDS-80811) and which can be providedto manufacturing engineering personnel for the development of production data and the subsequent productionof hardware. Most VHDL modeling performed to date has been concentrated at either the component level orat the conceptual system level. The assembly and sub-assembly levels have been largely disregarded. Under theSHARP TIREP project, an attempt has been made to help close this gap. The TIREP MODELS are based upon lowcomplexity Standard Electronic Modules (SEM) of the format A configuration. Although these modules are quitesimple, it is felt that the lessons learned offer guidance which can readily be applied to a wide range of assemblytypes and complexities.

    標(biāo)簽: Modelling Guide Navy VHDL

    上傳時(shí)間: 2014-12-23

    上傳用戶:xinhaoshan2016

  • 模擬cmos集成電路設(shè)計(jì)(design of analog

    模擬集成電路的設(shè)計(jì)與其說是一門技術(shù),還不如說是一門藝術(shù)。它比數(shù)字集成電路設(shè)計(jì)需要更嚴(yán)格的分析和更豐富的直覺。嚴(yán)謹(jǐn)堅(jiān)實(shí)的理論無疑是嚴(yán)格分析能力的基石,而設(shè)計(jì)者的實(shí)踐經(jīng)驗(yàn)無疑是誕生豐富直覺的源泉。這也正足初學(xué)者對學(xué)習(xí)模擬集成電路設(shè)計(jì)感到困惑并難以駕馭的根本原因。.美國加州大學(xué)洛杉機(jī)分校(UCLA)Razavi教授憑借著他在美國多所著名大學(xué)執(zhí)教多年的豐富教學(xué)經(jīng)驗(yàn)和在世界知名頂級(jí)公司(AT&T,Bell Lab,HP)卓著的研究經(jīng)歷為我們提供了這本優(yōu)秀的教材。本書自2000午出版以來得到了國內(nèi)外讀者的好評(píng)和青睞,被許多國際知名大學(xué)選為教科書。同時(shí),由于原著者在世界知名頂級(jí)公司的豐富研究經(jīng)歷,使本書也非常適合作為CMOS模擬集成電路設(shè)計(jì)或相關(guān)領(lǐng)域的研究人員和工程技術(shù)人員的參考書。... 本書介紹模擬CMOS集成電路的分析與設(shè)計(jì)。從直觀和嚴(yán)密的角度闡述了各種模擬電路的基本原理和概念,同時(shí)還闡述了在SOC中模擬電路設(shè)計(jì)遇到的新問題及電路技術(shù)的新發(fā)展。本書由淺入深,理論與實(shí)際結(jié)合,提供了大量現(xiàn)代工業(yè)中的設(shè)計(jì)實(shí)例。全書共18章。前10章介紹各種基本模塊和運(yùn)放及其頻率響應(yīng)和噪聲。第11章至第13章介紹帶隙基準(zhǔn)、開關(guān)電容電路以及電路的非線性和失配的影響,第14、15章介紹振蕩器和鎖相環(huán)。第16章至18章介紹MOS器件的高階效應(yīng)及其模型、CMOS制造工藝和混合信號(hào)電路的版圖與封裝。 1 Introduction to Analog Design 2 Basic MOS Device Physics 3 Single-Stage Amplifiers 4 Differential Amplifiers 5 Passive and Active Current Mirrors 6 Frequency Response of Amplifiers 7 Noise 8 Feedback 9 Operational Amplifiers 10 Stability and Frequency Compensation 11 Bandgap References 12 Introduction to Switched-Capacitor Circuits 13 Nonlinearity and Mismatch 14 Oscillators 15 Phase-Locked Loops 16 Short-Channel Effects and Device MODELS 17 CMOS Processing Technology 18 Layout and Packaging

    標(biāo)簽: analog design cmos of

    上傳時(shí)間: 2014-12-23

    上傳用戶:杜瑩12345

  • Hyperlynx仿真應(yīng)用:阻抗匹配

    Hyperlynx仿真應(yīng)用:阻抗匹配.下面以一個(gè)電路設(shè)計(jì)為例,簡單介紹一下PCB仿真軟件在設(shè)計(jì)中的使用。下面是一個(gè)DSP硬件電路部分元件位置關(guān)系(原理圖和PCB使用PROTEL99SE設(shè)計(jì)),其中DRAM作為DSP的擴(kuò)展Memory(64位寬度,低8bit還經(jīng)過3245接到FLASH和其它芯片),DRAM時(shí)鐘頻率133M。因?yàn)轭l率較高,設(shè)計(jì)過程中我們需要考慮DRAM的數(shù)據(jù)、地址和控制線是否需加串阻。下面,我們以數(shù)據(jù)線D0仿真為例看是否需要加串阻。模型建立首先需要在元件公司網(wǎng)站下載各器件IBIS模型。然后打開Hyperlynx,新建LineSim File(線路仿真—主要用于PCB前仿真驗(yàn)證)新建好的線路仿真文件里可以看到一些虛線勾出的傳輸線、芯片腳、始端串阻和上下拉終端匹配電阻等。下面,我們開始導(dǎo)入主芯片DSP的數(shù)據(jù)線D0腳模型。左鍵點(diǎn)芯片管腳處的標(biāo)志,出現(xiàn)未知管腳,然后再按下圖的紅線所示線路選取芯片IBIS模型中的對應(yīng)管腳。 3http://bbs.elecfans.com/ 電子技術(shù)論壇 http://www.elecfans.com 電子發(fā)燒友點(diǎn)OK后退到“ASSIGN MODELS”界面。選管腳為“Output”類型。這樣,一樣管腳的配置就完成了。同樣將DRAM的數(shù)據(jù)線對應(yīng)管腳和3245的對應(yīng)管腳IBIS模型加上(DSP輸出,3245高阻,DRAM輸入)。下面我們開始建立傳輸線模型。左鍵點(diǎn)DSP芯片腳相連的傳輸線,增添傳輸線,然后右鍵編輯屬性。因?yàn)槲覀兪褂盟膶影澹诒韺幼呔€,所以要選用“Microstrip”,然后點(diǎn)“Value”進(jìn)行屬性編輯。這里,我們要編輯一些PCB的屬性,布線長度、寬度和層間距等,屬性編輯界面如下:再將其它傳輸線也添加上。這就是沒有加阻抗匹配的仿真模型(PCB最遠(yuǎn)直線間距1.4inch,對線長為1.7inch)。現(xiàn)在模型就建立好了。仿真及分析下面我們就要為各點(diǎn)加示波器探頭了,按照下圖紅線所示路徑為各測試點(diǎn)增加探頭:為發(fā)現(xiàn)更多的信息,我們使用眼圖觀察。因?yàn)闀r(shí)鐘是133M,數(shù)據(jù)單沿采樣,數(shù)據(jù)翻轉(zhuǎn)最高頻率為66.7M,對應(yīng)位寬為7.58ns。所以設(shè)置參數(shù)如下:之后按照芯片手冊制作眼圖模板。因?yàn)槲覀冏铌P(guān)心的是接收端(DRAM)信號(hào),所以模板也按照DRAM芯片HY57V283220手冊的輸入需求設(shè)計(jì)。芯片手冊中要求輸入高電平VIH高于2.0V,輸入低電平VIL低于0.8V。DRAM芯片的一個(gè)NOTE里指出,芯片可以承受最高5.6V,最低-2.0V信號(hào)(不長于3ns):按下邊紅線路徑配置眼圖模板:低8位數(shù)據(jù)線沒有串阻可以滿足設(shè)計(jì)要求,而其他的56位都是一對一,經(jīng)過仿真沒有串阻也能通過。于是數(shù)據(jù)線不加串阻可以滿足設(shè)計(jì)要求,但有一點(diǎn)需注意,就是寫數(shù)據(jù)時(shí)因?yàn)榇嬖诨貨_,DRAM接收高電平在位中間會(huì)回沖到2V。因此會(huì)導(dǎo)致電平判決裕量較小,抗干擾能力差一些,如果調(diào)試過程中發(fā)現(xiàn)寫RAM會(huì)出錯(cuò),還需要改版加串阻。

    標(biāo)簽: Hyperlynx 仿真 阻抗匹配

    上傳時(shí)間: 2013-11-05

    上傳用戶:dudu121

  • 開關(guān)電源EMI設(shè)計(jì)(英文版)

    Integrated EMI/Thermal Design forSwitching Power SuppliesWei ZhangThesis submitted to the Faculty of theVirginia Polytechnic Institute and State Universityin partial fulfillment of the requirements for the degree of Integrated EMI/Thermal Design forSwitching Power SuppliesWei Zhang(ABSTRACT)This work presents the modeling and analysis of EMI and thermal performancefor switch power supply by using the CAD tools. The methodology and design guidelinesare developed.By using a boost PFC circuit as an example, an equivalent circuit model is builtfor EMI noise prediction and analysis. The parasitic elements of circuit layout andcomponents are extracted analytically or by using CAD tools. Based on the model, circuitlayout and magnetic component design are modified to minimize circuit EMI. EMI filtercan be designed at an early stage without prototype implementation.In the second part, thermal analyses are conducted for the circuit by using thesoftware Flotherm, which includes the mechanism of conduction, convection andradiation. Thermal MODELS are built for the components. Thermal performance of thecircuit and the temperature profile of components are predicted. Improved thermalmanagement and winding arrangement are investigated to reduce temperature.In the third part, several circuit layouts and inductor design examples are checkedfrom both the EMI and thermal point of view. Insightful information is obtained.

    標(biāo)簽: EMI 開關(guān)電源 英文

    上傳時(shí)間: 2013-11-10

    上傳用戶:1595690

  • MPLAB C30用戶指南(英文)

    MPLAB C30用戶指南(英文) HIGHLIGHTSThe information covered in this chapter is as follows:• About this Guide• Recommended Reading• Troubleshooting• The Microchip Web Site• Development Systems Customer Notification Service• Customer Support Document LayoutThe document layout is as follows:• Chapter 1: Compiler Overview – describes MPLAB C30, development tools andfeature set.• Chapter 2: Differences between MPLAB C30 and ANSI C – describes thedifferences between the C language supported by MPLAB C30 syntax and thestandard ANSI-89 C.• Chapter 3: Using MPLAB C30 – describes how to use the MPLAB C30 compilerfrom the command line.• Chapter 4: MPLAB C30 Runtime Environment – describes the MPLAB C30runtime model, including information on sections, initialization, memory MODELS, thesoftware stack and much more.• Chapter 5: Data Types – describes MPLAB C30 integer, floating point and pointerdata types.• Chapter 6: Device Support Files – describes the MPLAB C30 header and registerdefinition files, as well as how to use with SFR’s.• Chapter 7: Interrupts – describes how to use interrupts.• Chapter 8: Mixing Assembly Language and C Modules – provides guidelines tousing MPLAB C30 with MPLAB ASM30 assembly language modules.

    標(biāo)簽: MPLAB C30 用戶 英文

    上傳時(shí)間: 2013-10-21

    上傳用戶:13925096126

  • 基于FPGA+DSP模式的智能相機(jī)設(shè)計(jì)

    針對嵌入式機(jī)器視覺系統(tǒng)向獨(dú)立化、智能化發(fā)展的要求,介紹了一種嵌入式視覺系統(tǒng)--智能相機(jī)。基于對智能相機(jī)體系結(jié)構(gòu)、組成模塊和圖像采集、傳輸和處理技術(shù)的分析,對國內(nèi)外的幾款智能相機(jī)進(jìn)行比較。綜合技術(shù)發(fā)展現(xiàn)狀,提出基于FPGA+DSP模式的硬件平臺(tái),并提出智能相機(jī)的發(fā)展方向。分析結(jié)果表明,該系統(tǒng)設(shè)計(jì)可以實(shí)現(xiàn)脫離PC運(yùn)行,完成圖像獲取與分析,并作出相應(yīng)輸出。 Abstract:  This paper introduced an embedded vision system-intelligent camera ,which was for embedded machine vision systems to an independent and intelligent development requirements. Intelligent camera architecture, component modules and image acquisition, transmission and processing technology were analyzed. After comparing integrated technology development of several intelligent cameras at home and abroad, the paper proposed the hardware platform based on FPGA+DSP MODELS and made clear direction of development of intelligent cameras. On the analysis of the design, the results indicate that the system can run from the PC independently to complete the image acquisition and analysis and give a corresponding output.

    標(biāo)簽: FPGA DSP 模式 智能相機(jī)

    上傳時(shí)間: 2013-10-24

    上傳用戶:bvdragon

  • 差分電路中單端及混合模式S-參數(shù)的使用

    Single-Ended and Differential S-Parameters Differential circuits have been important incommunication systems for many years. In the past,differential communication circuits operated at lowfrequencies, where they could be designed andanalyzed using lumped-element MODELS andtechniques. With the frequency of operationincreasing beyond 1GHz, and above 1Gbps fordigital communications, this lumped-elementapproach is no longer valid, because the physicalsize of the circuit approaches the size of awavelength.Distributed MODELS and analysis techniques are nowused instead of lumped-element techniques.Scattering parameters, or S-parameters, have beendeveloped for this purpose [1]. These S-parametersare defined for single-ended networks. S-parameterscan be used to describe differential networks, but astrict definition was not developed until Bockelmanand others addressed this issue [2]. Bockelman’swork also included a study on how to adapt single-ended S-parameters for use with differential circuits[2]. This adaptation, called “mixed-mode S-parameters,” addresses differential and common-mode operation, as well as the conversion betweenthe two modes of operation.This application note will explain the use of single-ended and mixed-mode S-parameters, and the basicconcepts of microwave measurement calibration.

    標(biāo)簽: 差分電路 單端 模式

    上傳時(shí)間: 2014-03-25

    上傳用戶:yyyyyyyyyy

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral MODELS. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    標(biāo)簽: Efficient Verilog Digital Coding

    上傳時(shí)間: 2013-11-23

    上傳用戶:我干你啊

  • US Navy VHDL Modelling Guide

      This document was developed under the Standard Hardware and Reliability Program (SHARP) TechnologyIndependent Representation of Electronic Products (TIREP) project. It is intended for use by VHSIC HardwareDescription Language (VHDL) design engineers and is offered as guidance for the development of VHDL MODELSwhich are compliant with the VHDL Data Item Description (DID DI-EGDS-80811) and which can be providedto manufacturing engineering personnel for the development of production data and the subsequent productionof hardware. Most VHDL modeling performed to date has been concentrated at either the component level orat the conceptual system level. The assembly and sub-assembly levels have been largely disregarded. Under theSHARP TIREP project, an attempt has been made to help close this gap. The TIREP MODELS are based upon lowcomplexity Standard Electronic Modules (SEM) of the format A configuration. Although these modules are quitesimple, it is felt that the lessons learned offer guidance which can readily be applied to a wide range of assemblytypes and complexities.

    標(biāo)簽: Modelling Guide Navy VHDL

    上傳時(shí)間: 2013-11-20

    上傳用戶:pzw421125

  • 基于FPGA+DSP模式的智能相機(jī)設(shè)計(jì)

    針對嵌入式機(jī)器視覺系統(tǒng)向獨(dú)立化、智能化發(fā)展的要求,介紹了一種嵌入式視覺系統(tǒng)--智能相機(jī)。基于對智能相機(jī)體系結(jié)構(gòu)、組成模塊和圖像采集、傳輸和處理技術(shù)的分析,對國內(nèi)外的幾款智能相機(jī)進(jìn)行比較。綜合技術(shù)發(fā)展現(xiàn)狀,提出基于FPGA+DSP模式的硬件平臺(tái),并提出智能相機(jī)的發(fā)展方向。分析結(jié)果表明,該系統(tǒng)設(shè)計(jì)可以實(shí)現(xiàn)脫離PC運(yùn)行,完成圖像獲取與分析,并作出相應(yīng)輸出。 Abstract:  This paper introduced an embedded vision system-intelligent camera ,which was for embedded machine vision systems to an independent and intelligent development requirements. Intelligent camera architecture, component modules and image acquisition, transmission and processing technology were analyzed. After comparing integrated technology development of several intelligent cameras at home and abroad, the paper proposed the hardware platform based on FPGA+DSP MODELS and made clear direction of development of intelligent cameras. On the analysis of the design, the results indicate that the system can run from the PC independently to complete the image acquisition and analysis and give a corresponding output.

    標(biāo)簽: FPGA DSP 模式 智能相機(jī)

    上傳時(shí)間: 2013-11-14

    上傳用戶:無聊來刷下

亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频
日韩一区二区精品| 国产精品视频999| 国产精品婷婷| 欧美自拍丝袜亚洲| 国产精品爽黄69| 国产精品v片在线观看不卡| 欧美在线观看视频| 久久裸体视频| 欧美三级电影大全| 国产主播喷水一区二区| 亚洲国产成人高清精品| 一本色道婷婷久久欧美| 亚洲欧美日韩国产成人| 欧美一区二区日韩一区二区| 国产精品麻豆va在线播放| 国产在线精品自拍| 国产日产亚洲精品系列| 亚洲黄色在线| 亚洲精选视频在线| 亚洲视频网站在线观看| 国产精品国色综合久久| 欧美高清在线| 一二三四社区欧美黄| 一二三四社区欧美黄| 久久久久久久尹人综合网亚洲| 在线观看欧美日韩国产| 亚洲免费在线电影| 亚洲影院污污.| 亚洲国产专区| 欧美日韩视频一区二区| 亚洲精品欧美| 欧美日韩一区二区三| 极品av少妇一区二区| 亚洲黄色视屏| 亚洲免费观看高清完整版在线观看| 国产欧美日韩精品一区| 美女91精品| 先锋影音国产一区| 亚洲制服少妇| 欧美午夜免费影院| 久久久久国产精品一区| 欧美成人免费小视频| 国产日韩精品视频一区| 亚洲一区二区三区免费视频| 美日韩免费视频| 国产一区二区三区自拍| 亚洲无线视频| 麻豆乱码国产一区二区三区| 国产日韩精品一区二区三区在线| 亚洲一区久久| 欧美日本精品一区二区三区| 亚洲国产成人tv| 欧美精品v日韩精品v韩国精品v | 在线视频精品一区| 欧美激情视频免费观看| 亚洲国产欧美一区二区三区久久 | 男人天堂欧美日韩| 伊人天天综合| 欧美成人高清| 亚洲精品国产拍免费91在线| 欧美韩国日本一区| 99精品国产在热久久| 欧美日韩直播| 亚洲男人的天堂在线观看| 国产精品免费视频观看| 午夜精品亚洲一区二区三区嫩草| 欧美国产视频一区二区| 欧美在线影院在线视频| 国产性做久久久久久| 欧美在线黄色| 曰本成人黄色| 欧美激情久久久久| 中文在线一区| 国产精品私拍pans大尺度在线| 欧美亚洲综合久久| 精品1区2区3区4区| 欧美精品播放| 亚洲综合精品四区| 国产专区精品视频| 欧美激情亚洲自拍| 亚洲一区二区三区四区五区午夜| 国产毛片精品国产一区二区三区| 久久精品青青大伊人av| 亚洲韩国青草视频| 久久亚裔精品欧美| 日韩性生活视频| 国产日本精品| 欧美高清视频| 亚洲性图久久| 国产一区二区无遮挡| 欧美成人久久| 亚洲欧美综合国产精品一区| 狠狠干成人综合网| 欧美日韩国产精品一卡| 久久激情视频| 一本久久a久久精品亚洲| 国产日韩欧美不卡在线| 欧美成人一二三| 午夜免费日韩视频| 亚洲日本成人网| 国产一二三精品| 欧美日韩亚洲在线| 久久裸体艺术| 宅男精品视频| 亚洲韩国日本中文字幕| 国产一区二区三区四区hd| 欧美伦理a级免费电影| 久久成人18免费观看| 在线视频免费在线观看一区二区| 伊人久久大香线蕉av超碰演员| 国产精品久久国产精麻豆99网站| 免费一级欧美片在线播放| 西西人体一区二区| 亚洲图片在区色| 亚洲精品久久久久| 精品福利av| 国产欧美一区二区三区在线看蜜臀 | 国产精品久久久久aaaa九色| 久久久久天天天天| 亚洲一区久久久| 日韩亚洲综合在线| 在线免费观看一区二区三区| 国产精品视频自拍| 欧美日韩亚洲视频| 美女国产一区| 欧美在线观看一区二区| 亚洲私人黄色宅男| 亚洲区欧美区| 欧美日韩成人激情| 狠狠色狠狠色综合日日小说| 欧美视频在线一区| 欧美国产亚洲精品久久久8v| 久久国产88| 亚洲性感激情| 在线视频成人| 国产日韩欧美不卡在线| 国产精品国产三级国产专区53 | 亚洲国产色一区| 国产午夜精品一区二区三区欧美| 亚洲国产mv| 国产手机视频精品| 欧美性jizz18性欧美| 欧美午夜寂寞影院| 欧美日韩1080p| 老司机免费视频一区二区三区 | 欧美亚洲第一区| 欧美精品一区二区三区蜜桃 | 国产精品网站在线观看| 欧美高清影院| 女女同性女同一区二区三区91| 久久久久久久久久久成人| 欧美一区二区三区免费大片| 亚洲一区二区三区四区在线观看 | 国产欧美精品国产国产专区| 欧美久久久久中文字幕| 欧美岛国激情| 欧美国产日本| 欧美日韩国产三区| 欧美精品在线免费观看| 免费观看成人www动漫视频| 免费短视频成人日韩| 裸体素人女欧美日韩| 久久精品国产亚洲aⅴ| 久久一区二区精品| 久久久av毛片精品| 性欧美video另类hd性玩具| 性伦欧美刺激片在线观看| 午夜免费久久久久| 性一交一乱一区二区洋洋av| 一区二区三欧美| 中文一区二区在线观看| 中文网丁香综合网| 欧美亚洲一级片| 久久综合色播五月| 久久夜色精品亚洲噜噜国产mv| 美女免费视频一区| 欧美日韩一区不卡| 国产精品视频一区二区高潮| 国产精品麻豆成人av电影艾秋| 国产亚洲一区二区在线观看 | 久热精品在线| 欧美韩国日本一区| 欧美色道久久88综合亚洲精品| 国产精品乱码人人做人人爱| 欧美福利电影网| 欧美日韩亚洲高清一区二区| 国产伦理一区| 在线看欧美日韩| 这里只有精品丝袜| 久久久99国产精品免费| 久久综合中文字幕| 欧美色视频一区| 极品尤物av久久免费看| 99国产一区| 91久久精品国产91久久性色| 国产精品视频免费观看www| 影音先锋日韩精品| 一区二区欧美视频| 久久米奇亚洲| 国产精品丝袜xxxxxxx|