免费男女羞羞的视频网站在线观看,一区二区三区久久久,欧美二区不卡

Maxplus-II

基于VHDL的FPGA和Nios II實例精煉（劉福奇）

　　基于VHDL的FPGA和Nios II 實例精煉【作者：劉福奇；出版社：北京航空航天大學出版社】（本書優酷視頻地址：http://www.youku.com/playlist_show/id_5882081.html）　　內容簡介：本書分為4個部分：Quartus Ⅱ軟件的基本操作、VHDL語法介紹、FPGA設計實例和Nios Ⅱ設計實例；總結了編者幾年來的FPGA設計經驗，力求給初學者或是想接觸這方面知識的讀者提供一種快速入門的方法；適合電子相關專業的大學生、FPGA的初學者以及對FPGA有興趣的電子工程師。初學者可以按照步驟學習。本書中提及到時間計算問題，不光提出有時間戳的方法，還介紹了一種通過讀取定時器的寄存器來計算時間的方法。其實，有人認為，本書最好的部分是：DMA的實現說明（本書從3個方面講述了DMA的使用）。現在學習Verilog HDL的人或許比較多，但是用VHDL的人可以學習下，這本書還是很不錯的。

標簽： VHDL FPGA Nios

上傳時間： 2014-07-10

上傳用戶：米米陽123
基于Quartus II FPGA/CPLD數字系統設計實例（VHDL源代碼文件）

　　本資料是關于基于Quartus II FPGA/CPLD數字系統設計實例（VHDL源代碼文件），需要的可以自己下載。

標簽： Quartus FPGA CPLD VHDL

上傳時間： 2013-11-12

上傳用戶：VRMMO
quartus ii實驗手冊

quartus ii實驗手冊

標簽： quartus 實驗手冊

上傳時間： 2013-11-17

上傳用戶：zhichenglu
Nios II軟件構建工具入門

Nios II軟件構建工具入門 The Nios® II Software Build Tools (SBT) allows you to construct a wide variety of complex embedded software systems using a command-line interface. From this interface, you can execute Software Built Tools command utilities, and use scripts other tools) to combine the command utilities in many useful ways. This chapter introduces you to project creation with the SBT at the command line This chapter includes the following sections: ■ “Advantages of Command-Line Software Development” ■ “Outline of the Nios II SBT Command-Line Interface” ■ “Getting Started in the SBT Command Line” ■ “Software Build Tools Scripting Basics” on page 3–8

標簽： Nios 軟件

上傳時間： 2013-11-15

上傳用戶：nanxia
使用Nios II軟件構建工具

使用Nios II軟件構建工具 This chapter describes the Nios® II Software Build Tools (SBT), a set of utilities and scripts that creates and builds embedded C/C++ application projects, user library projects, and board support packages (BSPs). The Nios II SBT supports a repeatable, scriptable, and archivable process for creating your software product. You can invoke the Nios II SBT through either of the following user interfaces: ■ The Eclipse™ GUI ■ The Nios II Command Shell The purpose of this chapter is to make you familiar with the internal functionality of the Nios II SBT, independent of the user interface employed.

標簽： Nios 軟件

上傳時間： 2013-10-12

上傳用戶：china97wan
遠程配置Nios II處理器應用筆記

通過以太網遠程配置Nios II 處理器應用筆記 Firmware in embedded hardware systems is frequently updated over the Ethernet. For embedded systems that comprise a discrete microprocessor and the devices it controls, the firmware is the software image run by the microprocessor. When the embedded system includes an FPGA, firmware updates include updates of the hardware image on the FPGA. If the FPGA includes a Nios® II soft processor, you can upgrade both the Nios II processor—as part of the FPGA image—and the software that the Nios II processor runs, in a single remote configuration session.

標簽： Nios 遠程處理器應用筆記

上傳時間： 2013-11-22

上傳用戶：chaisz
面向Eclips的Nios II軟件構建工具手冊

面向Eclips的Nios II軟件構建工具手冊 The Nios® II Software Build Tools (SBT) for Eclipse™ is a set of plugins based on the Eclipse™ framework and the Eclipse C/C++ development toolkit (CDT) plugins. The Nios II SBT for Eclipse provides a consistent development platform that works for all Nios II embedded processor systems. You can accomplish all Nios II software development tasks within Eclipse, including creating, editing, building, running, debugging, and profiling programs.

標簽： Eclips Nios 軟件

上傳時間： 2013-11-02

上傳用戶：瓦力瓦力hong
怎樣使用Nios II處理器來構建多處理器系統

怎樣使用Nios II處理器來構建多處理器系統 Chapter 1. Creating Multiprocessor Nios II Systems Introduction to Nios II Multiprocessor Systems . . . . . . . . . . . . . . 1–1 Benefits of Hierarchical Multiprocessor Systems . . . . . . . . . . . . . . . 1–2 Nios II Multiprocessor Systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2 Multiprocessor Tutorial Prerequisites . . . . . . . . . . . . . . . . . . . . . . . 1–3 Hardware Designs for Peripheral Sharing . . . . . . . . . . . .. . . . . . . . 1–3 Autonomous Multiprocessors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–3 Multiprocessors that Share Peripherals . . . . . . . . . . . . . . . . . . . . . . 1–4 Sharing Peripherals in a Multiprocessor System . . . . . . . . . . . . . . . . . 1–4 Sharing Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–6 The Hardware Mutex Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–7 Sharing Peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . 1–8 Overlapping Address Space . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–8 Software Design Considerations for Multiple Processors . . .. . . . . 1–9 Program Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–9 Boot Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 1–13 Debugging Nios II Multiprocessor Designs . . . . . . . . . . . . . . . . 1–15 Design Example: The Dining Philosophers’ Problem . . . . .. . . 1–15 Hardware and Software Requirements . . . . . . . . . . . . . . . .. . . 1–16 Installation Notes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–17 Creating the Hardware System . . . . . . . . . . . . . . .. . . . . . 1–17 Getting Started with the multiprocessor_tutorial_start Design Example 1–17 Viewing a Philosopher System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–18 Philosopher System Pipeline Bridges . . . . . . . . . . . . . . . . . . . . . 1–19 Adding Philosopher Subsystems . . . . . . . . . . . . . . . . . . . . . . . . . . 1–21 Connecting the Philosopher Subsystems . . . . . . . . . . . . .. . . . . 1–22 Viewing the Complete System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–27 Generating and Compiling the System . . . . . . . . . . . . . . . . . .. 1–28

標簽： Nios 處理器多處理器

上傳時間： 2013-11-21

上傳用戶：lo25643
使用Nios II緊耦合存儲器教程

使用Nios II緊耦合存儲器教程 Chapter 1. Using Tightly Coupled Memory with the Nios II Processor Reasons for Using Tightly Coupled Memory . . . . . . . . . . . . . . . . . . . . . . . 1–1 Tradeoffs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–1 Guidelines for Using Tightly Coupled Memory . . . .. . . . . . . . 1–2 Hardware Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2 Software Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . 1–3 Locating Functions in Tightly Coupled Memory . . . . . . . . . . . . . 1–3 Tightly Coupled Memory Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–4 Restrictions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–4 Dual Port Memories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . 1–5 Building a Nios II System with Tightly Coupled Memory . . . . . . . . . . . 1–5

標簽： Nios 耦合存儲器教程

上傳時間： 2013-10-13

上傳用戶：黃婷婷思密達
Nios II軟件開發人員手冊中的緩存和緊耦合存儲器部分

Nios II 軟件開發人員手冊中的緩存和緊耦合存儲器部分 Nios® II embedded processor cores can contain instruction and data caches. This chapter discusses cache-related issues that you need to consider to guarantee that your program executes correctly on the Nios II processor. Fortunately, most software based on the Nios II hardware abstraction layer (HAL) works correctly without any special accommodations for caches. However, some software must manage the cache directly. For code that needs direct control over the cache, the Nios II architecture provides facilities to perform the following actions:

標簽： Nios 軟件開發存儲器

上傳時間： 2013-10-25

上傳用戶：蟲蟲蟲蟲蟲蟲