The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal Notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing of hardware designs; the communication of hardware design data; and the maintenance,modification,and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.
標簽：
ieee
verilog
上傳時間：
2021-11-09
上傳用戶：
