久久激情网站,免费亚洲精品视频,欧美久久久久久久久久

Partial-update

CAT25128－128Kb的SPI串行CMOS EEPRO

The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface (SPI) protocol. The device is enabled through a Chip Select (CS) input. In addition, the required bus signals are clock input (SCK), data input (SI) and data output (SO) lines. The HOLD input may be used to pause any serial communication with the CAT25128 device. The device featuressoftware and hardware write protection, including partial as well as full array protection.

標簽： 25128 EEPRO CMOS CAT

上傳時間： 2013-11-15

上傳用戶：fklinran
深入淺出AVR單片機--從ATMega48/88/168開始

深入淺出AVR單片機思路清晰，以AVR單片機為載體，介紹了初學單片機所必須掌握的專業知識。書中語言嚴謹但不乏幽默風趣，配以大量的照片、圖示和實例程序，使讀者在愉悅中完成專業知識的學習，并培養了學習嵌入式系統的興趣。本書在講述AVR單片機的同時，更注重于對讀者學習和設計能力的啟發、培養，幫助他們養成“從實踐中來，到實踐中去”的科學方法論，為進一步的學習創造了基礎。　　本書講述淺顯、內容豐富、編排合理、實例詳盡。首先介紹了如何閱讀器件資料的方法，然后熟悉ICCAVR集成開發環境并搭建實驗開發裝置，接著從實際應用出發，啟發式地介紹AVR單片機的常用資源和對應軟件方法，最后較為全面地補充了從事嵌入式系統開發要擴展的軟件知識。第1篇　Are you ready？　第1章　學會閱讀Datasheet　　1.1　如何閱讀PDF文件，如何獲得Datasheet文件　　1.2　Datasheet告訴我們些什么　　1.3　如何看懂AVR的Datasheet　　1.4　如何得到幫助　　1.5　匯編語言執行時間的計算方法　　1.6　ATmega48/88/168常用熔絲的作用及其配置方法　　1.7　對誤燒寫為外部時鐘模式的解鎖方法　　實例1　閱讀74HC595　Datasheet　第2章　深入開發環境　　2.1　認識ICC編譯環境　　2.2　事半功倍的代碼生成器　　2.3　ICC之不得不說的故事　　2.4　AVR最小系統和下載線DIY　　實例2　AVR最小系統DIY第2篇　Let\'s go！　第3章　從跑馬燈開始　　3.1　輸入/輸出界面　　　3.1.1　單片機的輸入/輸出設備——引腳　　　3.1.2　“芯”里有數——數碼管顯示　　　3.1.3　單片機的輸入/輸出設備——從按鍵到鍵盤　　3.2　用ATmega48/88/168單片機端口驅動數碼管　　3.3　操縱ATmega48/88/168單片機端口　　3.4　端口內建上拉電阻的使用　　3.5　端口位操作　　實例3　跑馬燈　　實例4　數碼管的顯示（上）　　實例5　數碼管的顯示（下）　　實例6　矩陣鍵盤　第4章　對不起接個電話　　4.1　十萬火急——中斷　　4.2　中斷的特性　　4.3　使用中斷時的注意事項　　4.4　ATmega48/88/168單片機有哪些中斷源　　4.5　如何編寫一個中斷的服務程序代碼　　4.6　ATmega48/88/168單片機中斷的開關控制　　4.7　ATmega48/88/168中斷標志位　　4.8　ATmega48/88/168中斷優先級　　4.9　ATmega48/88/168單片機中斷向量　　4.10　中斷與查詢之爭　　4.11　用查詢方式響應外設中斷　　4.12　中斷誤觸發　　4.13　前后臺與原子操作　　實例7　中斷喚醒的鍵盤掃描　　實例8　旋轉編碼器　第5章　一秒究竟有多長　　5.1　單片機與時間　　5.2　軟件延時　　5.3　不需要加載的“自由計時器”　　5.4　通過重加載控制定時中斷周期　　5.5　使用代碼生成器生成定時器1初始化代碼　　5.6　定時器的其他工作模式　　5.7　PWM波及其應用簡介　　5.8　人類能看懂的電子時鐘——實時時鐘簡介　　實例9　閃爍的燈　　實例10　漸明漸暗的燈　　實例11　復雜閃爍控制　第6章　電量低　　6.1　從猜數游戲到A/D轉換器　　6.2　ATmega48/88/168的A/D轉換器　　6.3　ATmega48/88/168單片機中與A/D相關的引腳　　6.4　ATmega48/88/168單片機中與A/D相關的寄存器　　6.5　使用A/D時需要注意些什么　　6.6　怎樣知道A/D轉換完成　　6.7　讀取A/D的轉換結果　　6.8　使用代碼生成器生成ADC初始化代碼　　6.9　書寫具有工程結構的初始化代碼　　6.10　電量計原理概述　　……　第7章　正在過收費站　第8章　包裝的學問　第9章　傻孩子求職記　第10章　MISSION UPDATE第3篇　Code Name C　第11章　朝花夕拾　第12章　指針都是紙老虎　第13章　來自身邊的啟示　第14章　初識嵌入式系統

標簽： ATMega AVR 168 48

上傳時間： 2014-05-05

上傳用戶：佳期如夢
CAN與RS232轉換節點的設計與實現

CAN與RS232轉換節點的設計與實現介紹將CAN總線接口與RS232總線接口相互轉換的設計方法和2種總線電平轉換關系，實現CAN總線與各模塊的接口設計，制定了相應的軟硬件設計方案，并給出軟件設計流程圖以及部分硬件設計原理圖。為CAN總線與RS232總線互聯提供了一種方法，對CAN總線與RS232總線接口設備的互聯和廣泛應用的實現具有重要意義。關鍵詞：CAN總線；RS-232總線；串行通信Design and Realization of CAN and RS232 Transformation NodeZHOU Wei, CHENG Xiao-hong(Information Institute, Wuhan University of Technology, Wuhan 430070)【Abstract】This paper introduces one design method of the CAN bus interface and the RS232 bus interface interconversion, emphasizes two kindof bus level transformation relations, realizes the CAN bus and various modules connection design, formulates the design proposal of correspondingsoftware and hardware, and gives the flow chart of software design as well as the partial schematic diagram of hardware design. It providesonemethod for the CAN bus and the RS232 bus interconnection, has the vital significance to widespread application realization of the CAN busand theRS232 bus interface equipment interconnection.【Key words】CAN bus; RS-232 bus; serial communication

標簽： CAN 232 RS 轉換

上傳時間： 2013-11-04

上傳用戶：leesuper
使用CCS進行DSP編程

CCStudio Platinum Edition is available in a number of ways. Existingcustomers who are up-to-date with their subscription service withTexas Instruments will receive their update automatically on a CD inthe mail. New customers who wish to purchase a copy of CCStudioPlatinum Edition can order TMDSCCSALL-1 starting May 23, 2005. A120-day Trial version will be also be available on CDROM startingJuly 11, 2005. Users may order the CDROM of the 120-day free copy

標簽： CCS DSP 編程

上傳時間： 2014-12-28

上傳用戶：gououo
XAPP452-Spartan-3高級配置架構

This application note provides a detailed description of the Spartan™-3 configurationarchitecture. It explains the composition of the bitstream file and how this bitstream isinterpreted by the configuration logic to program the part. Additionally, a methodology ispresented that will guide the user through the readback process. This information can be usedfor partial reconfiguration or partial readback.

標簽： Spartan XAPP 452 架構

上傳時間： 2013-11-05

上傳用戶：透明的心情
XAPP424 - 嵌入式JTAG ACE播放器

This application note contains a reference design consisting of HDL IP and Xilinx AdvancedConfiguration Environment (ACE) software utilities that give designers great flexibility increating in-system programming (ISP) solutions. In-system programming support allowsdesigners to revise existing designs, package the new bitstream programming files with theprovided software utilities, and update the remote system through the JTAG interface using theEmbedded JTAG ACE Player.

標簽： XAPP JTAG 424 ACE

上傳時間： 2013-11-14

上傳用戶：JIMMYCB001
XAPP719 -利用USR_ACCESS寄存器實現PowerPC高速緩存配置

The Virtex™-4 user access register (USR_ACCESS_VIRTEX4) is a 32-bit register thatprovides direct access to bitstream data by the FPGA fabric. It is useful for loadingPowerPC™ 405 (PPC405) processor caches and/or other data into the FPGA after the FPGAhas been configured, thus achieving partial reconfiguration. The USR_ACCESS_VIRTEX4register is programmed through the bitstream with a command that writes a series of 32-bitwords.

標簽： USR_ACCESS PowerPC XAPP 719

上傳時間： 2013-11-13

上傳用戶：我累個乖乖
PCI總線的應用

The PCI Special Interest Group disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does the PCI Special Interest Group make a commitment to update the information contained herein.

標簽： PCI 總線

上傳時間： 2013-11-01

上傳用戶：KSLYZ
基于（英蓓特）STM32V100的看門狗程序

This example shows how to update at regulate period the WWDG counter using theEarly Wakeup interrupt (EWI). The WWDG timeout is set to 262ms, refresh window set to 41h and the EWI isenabled. When the WWDG counter reaches 40h the EWI is generated and in the WWDGISR the counter is refreshed to prevent a WWDG reset and led connected to PC.07is toggled.The EXTI line9 is connected to PB.09 pin and configured to generate an interrupton falling edge.In the NVIC, EXTI line9 to 5 interrupt vector is enabled with priority equal to 0and the WWDG interrupt vector is enabled with priority equal to 1 (EXTI IT > WWDG IT). The EXTI Line9 will be used to simulate a software failure: once the EXTI line9event occurs (by pressing Key push-button on EVAL board) the correspondent interruptis served, in the ISR the led connected to PC.07 is turned off and the EXTI line9pending bit is not cleared. So the CPU will execute indefinitely EXTI line9 ISR andthe WWDG ISR will never be entered(WWDG counter not updated). As result, when theWWDG counter falls to 3Fh the WWDG reset occurs.If the EXTI line9 event don抰 occurs the WWDG counter is indefinitely refreshed inthe WWDG ISR which prevent from WWDG reset. If the WWDG reset is generated, after resuming from reset a led connected to PC.06is turned on. In this example the system is clocked by the HSE(8MHz).

標簽： V100 STM 100 32V

上傳時間： 2013-11-11

上傳用戶：gundamwzc
XAPP452-Spartan-3高級配置架構

This application note provides a detailed description of the Spartan™-3 configurationarchitecture. It explains the composition of the bitstream file and how this bitstream isinterpreted by the configuration logic to program the part. Additionally, a methodology ispresented that will guide the user through the readback process. This information can be usedfor partial reconfiguration or partial readback.

標簽： Spartan XAPP 452 架構

上傳時間： 2013-11-16

上傳用戶：qingdou

<rt id="augea"></rt>