This is an implementation of double-array structure for representing trie, as proposed by Junichi Aoe [1]. Trie is a kind of digital search tree, an efficient indexing method with O(1) time complexity for searching. Comparably as efficient as hashing, trie also provides flexibility on incremental matching and key spelling manipulation. This makes it ideal for lexical analyzers, as well as spelling dictionaries. See the details of the implementation at [2]: http://linux.thai.net/~thep/datrie/datrie.html Historically, this was first implemented as C++ classes in a library called midatrie [2], but later simplified and rewritten from scratch in C.
標簽： implementation double-array representing structure
上傳時間： 2013-12-10
上傳用戶：shinesyh
my AVL tree implementation. Have tested it for 8! deletions sequences with 8! insertion sequences. Fast for order statistics.
標簽： sequences implementation deletions insertion
上傳時間： 2017-03-02
上傳用戶：lixinxiang
this is a implementation of the 16 bit loop back in vhdl
標簽： implementation this back loop
上傳時間： 2013-12-04
上傳用戶：asdfasdfd
m5 code is used to bring data mining algorithms implementation
標簽： implementation algorithms mining bring
上傳時間： 2014-01-21
上傳用戶：Ants
an implementation of fft 1024 with cos and sin generated by matlab.
標簽： implementation generated matlab 1024
上傳時間： 2013-12-13
上傳用戶：kristycreasy
Hardware UDP, implementation of UDP based on Altera DE2 using Verilog
標簽： implementation UDP Hardware Verilog
上傳時間： 2017-03-09
上傳用戶：xiaodu1124
The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate Array [FPGA] of the CCD camera for the “Pi of the Sky” experiment is presented. The digital board of the CCD camera, its most important components, current implementation of firmware [VHDL] inside the FPGA and the role of external 8051 microcontroller is briefly described. The main goal of the presented work is to get rid of the external microcontroller and to design new system with Nios II processor built inside FPGA chip. Constraints for implementing the design into the existing camera boards are discussed. New possibilities offered by a larger FPGA for next generation of cameras are considered.
標簽： implementation Programmable processor embedded
上傳時間： 2014-01-02
上傳用戶：dyctj
The dinamyc link library that contains an implementation of SHA1, SHA512, CRC32, CRC32b, Adler32, Twofish, TEA[N] algorithms and ECB, CBC, CFB, OFB, CTR cipher modes.
標簽： implementation SHA CRC 32
上傳時間： 2014-01-04
上傳用戶：shinesyh
A small implementation of web server
標簽： implementation server small web
上傳時間： 2014-01-16
上傳用戶：kbnswdifs
Implementation of the popular Grep program, from most linux systems, written in java
標簽： Implementation popular program systems
上傳時間： 2013-12-17
上傳用戶：zhuyibin
<button id="wcgy8"></button>