this a pack include Source code for quartus 2.
It is an implementation of the LC2. The LC-2 computer is described in Introduction to Computing Systems from Bits & Gates to C & Beyond by Yale Patt and Sanjay Patel, McGraw Hill, 2001. The LC2 model can be run as a simulation or downloaded to the UP3 in a larger model, TOP_LC2 that adds video output. Push buttons reset and single step the processor and a video output display of registers is generated. This state machine VHDL-based model of the LC-2 includes all Source files. Currently compiled for a Cyclone EP1C6Q240 FPGA.
標簽：
implementation
include
quartus
Source
上傳時間：
2013-12-25
上傳用戶：壞壞的華仔
