PCF2123是NXP公司推出的一款低功耗的CMOS實時時鐘/日歷芯片。該芯片具有SPI接口，數據通過SPI總線傳輸，總線速率高達6.25Mbit/s。PCF2123具有報警功能、定時器功能、時鐘輸出功能、中斷輸出功能以及時鐘校準功能。PCF2123是一款性價比極高的時鐘芯片，可用于電表、水表、電話、傳真機、便攜式儀器以及電池供電的儀器儀表等產品領域
上傳時間： 2013-11-23
上傳用戶：windypsm
The CAT9555 is a CMOS device that provides 16-bitparallel input/output port expansion for I²C and SMBuscompatible applications. These I/O expanders providea simple solution in applications where additional I/Osare needed: sensors, power switches, LEDs,pushbuttons, and fans.
上傳時間： 2014-01-09
上傳用戶：1101055045
基于單片機的LED漢字顯示屏設計與制作：在大型商場、車站、碼頭、地鐵站以及各類辦事窗口等越來越多的場所需要用LED點陣顯示圖形和漢字。LED行業已成為一個快速發展的新興產業，市場空間巨大，前景廣闊。隨著信息產業的高速發展，LED顯示作為信息傳播的一種重要手段，已廣泛應用于室內外需要進行服務內容和服務宗旨宣傳的公眾場所，例如戶內外公共場所廣告宣傳、機場車站旅客引導信息、公交車輛報站系統、證券與銀行信息顯示、餐館報價信息豆示、高速公路可變情報板、體育場館比賽轉播、樓宇燈飾、交通信號燈、景觀照明等。顯然，LED顯示已成為城市亮化、現代化和信息化社會的一個重要標志。 本文基于單片機(AT89C51)講述了16×16 LED漢字點陣顯示的基本原理、硬件組成與設計、程序編譯與下載等基本環節和相關技術。2 硬件電路組成及工作原理本產品擬采用以AT89C51單片機為核心芯片的電路來實現，主要由AT89C51芯片、時鐘電路、復位電路、列掃描驅動電路(74HC154)、16×16 LED點陣5部分組成，如圖1所示。 其中，AT89C51是一種帶4 kB閃爍可編程可擦除只讀存儲器(Falsh Programmable and Erasable Read OnlyMemory，FPEROM)的低電壓、高性能CMOS型8位微處理器，俗稱單片機。該器件采用ATMEL高密度非易失存儲器制造技術制造，與工業標準的MCS-51指令集和輸出管腳相兼容。由于將多功能8位CPU和閃爍存儲器組合在單個芯片中，能夠進行1 000次寫／擦循環，數據保留時間為10年。他是一種高效微控制器，為很多嵌入式控制系統提供了一種靈活性高且價廉的方案。因此，在智能化電子設計與制作過程中經常用到AT89C51芯片。時鐘電路由AT89C51的18，19腳的時鐘端(XTALl及XTAL2)以及12 MHz晶振X1、電容C2，C3組成，采用片內振蕩方式。復位電路采用簡易的上電復位電路，主要由電阻R1，R2，電容C1，開關K1組成，分別接至AT89C51的RST復位輸入端。LED點陣顯示屏采用16×16共256個象素的點陣，通過萬用表檢測發光二極管的方法測試判斷出該點陣的引腳分布，如圖2所示。 我們把行列總線接在單片機的IO口，然后把上面分析到的掃描代碼送人總線，就可以得到顯示的漢字了。但是若將LED點陣的行列端口全部直接接入89S51單片機，則需要使用32條IO口，這樣會造成IO資源的耗盡，系統也再無擴充的余地。因此，我們在實際應用中只是將LED點陣的16條行線直接接在P0口和P2口，至于列選掃描信號則是由4-16線譯碼器74HC154來選擇控制，這樣一來列選控制只使用了單片機的4個IO口，節約了很多IO資源，為單片機系統擴充使用功能提供了條件?？紤]到P0口必需設置上拉電阻，我們采用4.7 kΩ排電阻作為上拉電阻。
上傳時間： 2013-10-16
上傳用戶：ywcftc277
本文介紹了ATmega128 單片機的基本功能，設計了以其為核心的永磁無刷直流電動機控制系統。充分利用它運算速度快、片內外設豐富的特點，采用PWM 方式，實現對無刷直流電動機的位置與速度控制，并給出了總體設計方案和相應的軟件策略。傳統的無刷直流電動機控制系統一般由分立的模擬器件構成。模擬控制系統使用方便，價格便宜，應用廣泛。但是，模擬器件也有本質的缺陷：元器件特征參數受溫度影響；器件的老化；不便于維護、無法升級。隨著微處理器性能的不斷提高，以其為核心的數字控制系統正逐漸應用于無刷直流電動機的控制，并取得了非常好的效果。它終將取代模擬控制系統。ATmega128 單片機是ATMEL 公司研發出的增強型內置Flash 的精簡指令集CPU(RISC)高性能低功耗CMOS 微處理器。它片內集成了豐富的外設，大大簡化了控制系統的硬件電路，提高了系統的性能，能滿足電機控制系統的要求。本文探討了無刷直流電動機的ATmega128單片機控制系統和無刷直流電動機的控制策略。
上傳時間： 2014-01-20
上傳用戶：zhliu007
地彈的形成：芯片內部的地和芯片外的PCB地平面之間不可避免的會有一個小電感。這個小電感正是地彈產生的根源，同時，地彈又是與芯片的負載情況密切相關的。下面結合圖介紹一下地彈現象的形成。 簡單的構造如上圖的一個小“場景”，芯片A為輸出芯片，芯片B為接收芯片，輸出端和輸入端很近。輸出芯片內部的CMOS等輸入單元簡單的等效為一個單刀雙擲開關，RH和RL分別為高電平輸出阻抗和低電平輸出阻抗，均設為20歐。GNDA為芯片A內部的地。GNDPCB為芯片外PCB地平面。由于芯片內部的地要通過芯片內的引線和管腳才能接到GNDPCB，所以就會引入一個小電感LG，假設這個值為1nH。CR為接收端管腳電容，這個值取6pF。這個信號的頻率取200MHz。雖然這個LG和CR都是很小的值，不過，通過后面的計算我們可以看到它們對信號的影響。先假設A芯片只有一個輸出腳，現在Q輸出高電平，接收端的CR上積累電荷。當Q輸出變為低電平的時候。CR、RL、LG形成一個放電回路。自諧振周期約為490ps，頻率為2GHz，Q值約為0.0065。使用EWB建一個仿真電路。（很老的一個軟件，很多人已經不懈于使用了。不過我個人比較依賴它，關鍵是建模，模型參數建立正確的話仿真結果還是很可靠的，這個小軟件幫我發現和解決過很多實際模擬電路中遇到的問題。這個軟件比較小，有比較長的歷史，也比較成熟，很容易上手。建議電子初入門的同學還是熟悉一下。）因為只關注下降沿，所以簡單的構建下面一個電路。起初輸出高電平，10納秒后輸出低電平。為方便起見，高電平輸出設為3.3V，低電平是0V。（實際200M以上芯片IO電壓會比較低，多采用1.5－2.5V。）
標簽： 分
上傳時間： 2013-10-17
上傳用戶：zhishenglu
82C54是專為Intel系列微處理機而設計的一種可編程時間間隔定時器/計數器，它是一種通用芯片，在系統軟件中可以把多級定時元素當成輸入/輸出端口中的一個陣列看待。1. 與所有Intel系列兼容2. 操作速度高，與8MHz的8086、80186一起可實現“零等待狀態”的操作。3. 可處理從直流到10M頻率的輸入。4. 適應性強5. 三個獨立的16位計數器6. 低功耗的CHMOS7. 與TTL完全兼容8. 6 種可編程的計數模式9. 以二進制或BCD計數10. 狀態讀返回命令
上傳時間： 2013-11-16
上傳用戶：elinuxzj
82C55A是高性能，工業標準，并行I/O的LSI外圍芯片；提供24條I/O腳線。 在三種主要的操作方式下分組進行程序設計82C88A的幾個特點：(1)與所有Intel系列微處理器兼容；(2)有較高的操作速度；(3)24條可編程I/O腳線；(4)底功耗的CHMOS；(5)與TTL兼容；(6)擁有控制字讀回功能；（7）擁有直接置位/復位功能；（8）在所有I/O輸出端口有2.5mA DC驅動能力；（9）適應性強。方式0操作稱為簡單I/O操作，是指端口的信號線可工作在電平敏感輸入方式或鎖存輸出。所以，須將控制寄存器設計為：控制寄存器中:D7=1; D6 D5=00; D2=0。D7位為1代表一個有效的方式。通過對D4 D3 D1和D0的置位/復位來實現端口A及端口B是輸入或輸出。P56表2-1列出了操作方式0端口管腳功能。
上傳時間： 2013-10-26
上傳用戶：brilliantchen
In this document, the term Ô60xÕ is used to denote a 32-bit microprocessor from the PowerPC architecture family that conforms to the bus interface of the PowerPC 601ª, PowerPC 603ª, or PowerPC 604 microprocessors. Note that this does not include the PowerPC 602ª microprocessor which has a multiplexed address/data bus. 60x processors implement the PowerPC architecture as it is speciÞed for 32-bit addressing, which provides 32-bit effective (logical) addresses, integer data types of 8, 16, and 32 bits,and ßoating-point data types of 32 and 64 bits (single-precision and double-precision).1.1 Overview The MPC106 provides an integrated high-bandwidth, high-performance, TTL-compatible interface between a 60x processor, a secondary (L2) cache or additional (up to four total) 60x processors, the PCI bus,and main memory. This section provides a block diagram showing the major functional units of the 106 and describes brießy how those units interact.Figure 1 shows the major functional units within the 106. Note that this is a conceptual block diagram intended to show the basic features rather than an attempt to show how these features are physically implemented on the device.
上傳時間： 2013-10-08
上傳用戶：18711024007
All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-Triggers are intended to always provide proper internal low and high levels, even if anundefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.The hysteresis of these inputs, however, is very small, and can not be properly used in anapplication to suppress signal noise, and to shape slow rising/falling input transitions.Thus, it must be taken care that rising/falling input signals pass the undefined area of theTTL-specification between VIL and VIH with a sufficient rise/fall time, as generally usualand specified for TTL components (e.g. 74LS series: gates 1V/us, clock inputs 20V/us).The effect of the implemented Schmitt-Trigger is that even if the input signal remains inthe undefined area, well defined low/high levels are generated internally. Note that allinput signals are evaluated at specific sample points (depending on the input and theperipheral function connected to it), at that signal transitions are detected if twoconsecutive samples show different levels. Thus, only the current level of an input signalat these sample points is relevant, that means, the necessary rise/fall times of the inputsignal is only dependant on the sample rate, that is the distance in time between twoconsecutive evaluation time points. If an input signal, for instance, is sampled throughsoftware every 10us, it is irrelevant, which input level would be seen between thesamples. Thus, it would be allowable for the signal to take 10us to pass through theundefined area. Due to the sample rate of 10us, it is assured that only one sample canoccur while the signal is within the undefined area, and no incorrect transition will bedetected. For inputs which are connected to a peripheral function, e.g. capture inputs, thesample rate is determined by the clock cycle of the peripheral unit. In the case of theCAPCOM unit this means a sample rate of 400ns @ 20MHz CPU clock. This requiresinput signals to pass through the undefined area within these 400ns in order to avoidmultiple capture events.For input signals, which do not provide the required rise/fall times, external circuitry mustbe used to shape the signal transitions.In the attached diagram, the effect of the sample rate is shown. The numbers 1 to 5 in thediagram represent possible sample points. Waveform a) shows the result if the inputsignal transition time through the undefined TTL-level area is less than the time distancebetween the sample points (sampling at 1, 2, 3, and 4). Waveform b) can be the result ifthe sampling is performed more than once within the undefined area (sampling at 1, 2, 5,3, and 4).Sample points:1. Evaluation of the signal clearly results in a low level2. Either a low or a high level can be sampled here. If low is sampled, no transition willbe detected. If the sample results in a high level, a transition is detected, and anappropriate action (e.g. capture) might take place.3. Evaluation here clearly results in a high level. If the previous sample 2) had alreadydetected a high, there is no change. If the previous sample 2) showed a low, atransition from low to high is detected now.
上傳時間： 2013-10-23
上傳用戶：copu
All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-Triggers are intended to always provide proper internal low and high levels, even if anundefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.The hysteresis of these inputs, however, is very small, and can not be properly used in anapplication to suppress signal noise, and to shape slow rising/falling input transitions.Thus, it must be taken care that rising/falling input signals pass the undefined area of theTTL-specification between VIL and VIH with a sufficient rise/fall time, as generally usualand specified for TTL components (e.g. 74LS series: gates 1V/us, clock inputs 20V/us).The effect of the implemented Schmitt-Trigger is that even if the input signal remains inthe undefined area, well defined low/high levels are generated internally. Note that allinput signals are evaluated at specific sample points (depending on the input and theperipheral function connected to it), at that signal transitions are detected if twoconsecutive samples show different levels. Thus, only the current level of an input signalat these sample points is relevant, that means, the necessary rise/fall times of the inputsignal is only dependant on the sample rate, that is the distance in time between twoconsecutive evaluation time points. If an input signal, for instance, is sampled throughsoftware every 10us, it is irrelevant, which input level would be seen between thesamples. Thus, it would be allowable for the signal to take 10us to pass through theundefined area. Due to the sample rate of 10us, it is assured that only one sample canoccur while the signal is within the undefined area, and no incorrect transition will bedetected. For inputs which are connected to a peripheral function, e.g. capture inputs, thesample rate is determined by the clock cycle of the peripheral unit. In the case of theCAPCOM unit this means a sample rate of 400ns @ 20MHz CPU clock. This requiresinput signals to pass through the undefined area within these 400ns in order to avoidmultiple capture events.
上傳時間： 2014-04-02
上傳用戶：han_zh
